All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ingo Molnar <mingo@kernel.org>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: linux-kernel@vger.kernel.org,
	Peter Zijlstra <peterz@infradead.org>,
	Arnaldo Carvalho de Melo <acme@redhat.com>,
	Jiri Olsa <jolsa@redhat.com>,
	Alexander Shishkin <alexander.shishkin@linux.intel.com>,
	Mark Rutland <mark.rutland@arm.com>,
	Namhyung Kim <namhyung@kernel.org>,
	linux-perf-users@vger.kernel.org, Borislav Petkov <bp@alien8.de>,
	Thomas Gleixner <tglx@linutronix.de>,
	Andrew Morton <akpm@linux-foundation.org>
Subject: [GIT PULL] perf event updates for v6.5
Date: Tue, 27 Jun 2023 13:31:39 +0200	[thread overview]
Message-ID: <ZJrIm3y2n8x3Oyq/@gmail.com> (raw)


Linus,

Please pull the latest perf events git tree from:

   git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git perf-core-2023-06-27

   # HEAD: 228020b490eda9133c9cb6f59a5ee1278d8c463f perf: Re-instate the linear PMU search

Perf events changes for v6.5:

- Rework & fix the event forwarding logic by extending the
  core interface. This fixes AMD PMU events that have to
  be forwarded from the core PMU to the IBS PMU.

- Add self-tests to test AMD IBS invocation via core PMU events

- Clean up Intel FixCntrCtl MSR encoding & handling

 Thanks,

	Ingo

------------------>
Dapeng Mi (1):
      perf/x86/intel: Define bit macros for FixCntrCtl MSR

Peter Zijlstra (1):
      perf: Re-instate the linear PMU search

Ravi Bangoria (4):
      perf/core: Rework forwarding of {task|cpu}-clock events
      perf/ibs: Fix interface via core pmu events
      perf/core: Remove pmu linear searching code
      perf test: Add selftest to test IBS invocation via core pmu events


 arch/x86/events/amd/core.c                       |  2 +-
 arch/x86/events/amd/ibs.c                        | 53 ++++++++--------
 arch/x86/events/intel/core.c                     | 18 +++---
 arch/x86/include/asm/perf_event.h                | 12 ++++
 include/linux/perf_event.h                       | 10 +++
 kernel/events/core.c                             | 77 +++++++++++++-----------
 tools/perf/arch/x86/include/arch-tests.h         |  1 +
 tools/perf/arch/x86/tests/Build                  |  1 +
 tools/perf/arch/x86/tests/amd-ibs-via-core-pmu.c | 71 ++++++++++++++++++++++
 tools/perf/arch/x86/tests/arch-tests.c           |  2 +
 10 files changed, 174 insertions(+), 73 deletions(-)
 create mode 100644 tools/perf/arch/x86/tests/amd-ibs-via-core-pmu.c

             reply	other threads:[~2023-06-27 11:31 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-06-27 11:31 Ingo Molnar [this message]
2023-06-27 22:26 ` [GIT PULL] perf event updates for v6.5 pr-tracker-bot

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZJrIm3y2n8x3Oyq/@gmail.com \
    --to=mingo@kernel.org \
    --cc=acme@redhat.com \
    --cc=akpm@linux-foundation.org \
    --cc=alexander.shishkin@linux.intel.com \
    --cc=bp@alien8.de \
    --cc=jolsa@redhat.com \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-perf-users@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=namhyung@kernel.org \
    --cc=peterz@infradead.org \
    --cc=tglx@linutronix.de \
    --cc=torvalds@linux-foundation.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.