From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 97132CD3437 for ; Tue, 19 Sep 2023 05:31:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230454AbjISFb0 (ORCPT ); Tue, 19 Sep 2023 01:31:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46668 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230437AbjISFb0 (ORCPT ); Tue, 19 Sep 2023 01:31:26 -0400 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [170.10.129.124]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 927F211A for ; Mon, 18 Sep 2023 22:30:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1695101437; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=vOiDvIp8ZO3F6CAn88eZW4xllynwcvVSacGgI+FHRPk=; b=VMSh2zqLABDFounc7RilweqhF+zIc5jBqECgN8/m6ozdFjMYCh2E7wSB89BGVGCp0zbabW tQrOYCqiGApipWJYLxapLQNbLr1E4nIUYt/FS/gjrMm7QTL0a3AfT7uEy4vR+wx4cUVqPE pZP3vGWBD2PXAptmH+JxZDLuEvm/qvE= Received: from mail-oo1-f69.google.com (mail-oo1-f69.google.com [209.85.161.69]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-27-bT9ScFtKPY-pp7fNQm7FuA-1; Tue, 19 Sep 2023 01:30:34 -0400 X-MC-Unique: bT9ScFtKPY-pp7fNQm7FuA-1 Received: by mail-oo1-f69.google.com with SMTP id 006d021491bc7-57698a90356so7556331eaf.0 for ; Mon, 18 Sep 2023 22:30:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695101434; x=1695706234; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=vOiDvIp8ZO3F6CAn88eZW4xllynwcvVSacGgI+FHRPk=; b=xH7Pc6c+cwYj+feIMsGh8SveyHYdCCpdzEyrevS5NXiAkB072MuBfbEMYzaXbE30S3 pcqEu9TQ40HDbeHBCV4jYO2kA/7WNAry0zGBmV2N6sykoSsM8f8U+93gaGBnBCwq2207 oLANWU/05S4V5jdzO0PTfw/DudMQBG69MMyAI1rPKpI/bFXGOMOiMgK4TCI9aUNP6Afj PyK+hvV4dj/D/7SxGlFflbzmUiZVs2RuRL/BeLwNA7ZKtNX+D4+Bxvfrb231apjSuUY4 c/qQUsOe2+BxA78hug1phIRBsdFiwk8QYfSucWKC3CSlx+d1CC8ukLI4qN9eoSUr0cTS bM5A== X-Gm-Message-State: AOJu0YyEa7bA6GR//W1+IGhhXn+bSc4JXOUZGTpGi0lGVteNpivLTwqn MJGakS9TEcDfvKk2JeXjPEeQhwQCWh1U6z+toIoMk4oHTFuHsIoMwgigC2HPTZy479Rdt8ydH72 Ilv+QJhbamPxo2oSpkfP1jQ== X-Received: by 2002:a4a:7652:0:b0:573:f620:ec80 with SMTP id w18-20020a4a7652000000b00573f620ec80mr10121678ooe.2.1695101434169; Mon, 18 Sep 2023 22:30:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG4tz9OuYK5vkBrvbh1+QWMEOqlzr3kwHkjk4JxS7cBXq9kiMcXQe9Q+9OS8QNnGWcnNjRSKA== X-Received: by 2002:a4a:7652:0:b0:573:f620:ec80 with SMTP id w18-20020a4a7652000000b00573f620ec80mr10121660ooe.2.1695101433854; Mon, 18 Sep 2023 22:30:33 -0700 (PDT) Received: from redhat.com ([2804:1b3:a803:677d:42e9:f426:9422:f020]) by smtp.gmail.com with ESMTPSA id j4-20020a4aab44000000b00576161c4315sm4777968oon.37.2023.09.18.22.30.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Sep 2023 22:30:33 -0700 (PDT) Date: Tue, 19 Sep 2023 02:30:23 -0300 From: Leonardo Bras To: Guo Ren Cc: paul.walmsley@sifive.com, anup@brainfault.org, peterz@infradead.org, mingo@redhat.com, will@kernel.org, palmer@rivosinc.com, longman@redhat.com, boqun.feng@gmail.com, tglx@linutronix.de, paulmck@kernel.org, rostedt@goodmis.org, rdunlap@infradead.org, catalin.marinas@arm.com, conor.dooley@microchip.com, xiaoguang.xing@sophgo.com, bjorn@rivosinc.com, alexghiti@rivosinc.com, keescook@chromium.org, greentime.hu@sifive.com, ajones@ventanamicro.com, jszhang@kernel.org, wefu@redhat.com, wuwei2016@iscas.ac.cn, linux-arch@vger.kernel.org, linux-riscv@lists.infradead.org, linux-doc@vger.kernel.org, kvm@vger.kernel.org, virtualization@lists.linux-foundation.org, linux-csky@vger.kernel.org, Guo Ren Subject: Re: [PATCH V11 08/17] riscv: qspinlock: Add virt_spin_lock() support for KVM guest Message-ID: References: <20230910082911.3378782-1-guoren@kernel.org> <20230910082911.3378782-9-guoren@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-arch@vger.kernel.org On Sun, Sep 17, 2023 at 11:12:31PM +0800, Guo Ren wrote: > On Thu, Sep 14, 2023 at 4:02 PM Leonardo Bras wrote: > > > > On Sun, Sep 10, 2023 at 04:29:02AM -0400, guoren@kernel.org wrote: > > > From: Guo Ren > > > > > > Add a static key controlling whether virt_spin_lock() should be > > > called or not. When running on bare metal set the new key to > > > false. > > > > > > The KVM guests fall back to a Test-and-Set spinlock, because fair > > > locks have horrible lock 'holder' preemption issues. The > > > virt_spin_lock_key would shortcut for the > > > queued_spin_lock_slowpath() function that allow virt_spin_lock to > > > hijack it. > > > > > > Signed-off-by: Guo Ren > > > Signed-off-by: Guo Ren > > > --- > > > .../admin-guide/kernel-parameters.txt | 4 +++ > > > arch/riscv/include/asm/sbi.h | 8 +++++ > > > arch/riscv/include/asm/spinlock.h | 22 ++++++++++++++ > > > arch/riscv/kernel/sbi.c | 2 +- > > > arch/riscv/kernel/setup.c | 30 ++++++++++++++++++- > > > 5 files changed, 64 insertions(+), 2 deletions(-) > > > > > > diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt > > > index 61cacb8dfd0e..f75bedc50e00 100644 > > > --- a/Documentation/admin-guide/kernel-parameters.txt > > > +++ b/Documentation/admin-guide/kernel-parameters.txt > > > @@ -3927,6 +3927,10 @@ > > > no_uaccess_flush > > > [PPC] Don't flush the L1-D cache after accessing user data. > > > > > > + no_virt_spin [RISC-V] Disable virt_spin_lock in KVM guest to use > > > + native_queued_spinlock when the nopvspin option is enabled. > > > + This would help vcpu=pcpu scenarios. > > > + > > > novmcoredd [KNL,KDUMP] > > > Disable device dump. Device dump allows drivers to > > > append dump data to vmcore so you can collect driver > > > diff --git a/arch/riscv/include/asm/sbi.h b/arch/riscv/include/asm/sbi.h > > > index 501e06e52078..e0233b3d7a5f 100644 > > > --- a/arch/riscv/include/asm/sbi.h > > > +++ b/arch/riscv/include/asm/sbi.h > > > @@ -50,6 +50,13 @@ enum sbi_ext_base_fid { > > > SBI_EXT_BASE_GET_MIMPID, > > > }; > > > > > > +enum sbi_ext_base_impl_id { > > > + SBI_EXT_BASE_IMPL_ID_BBL = 0, > > > + SBI_EXT_BASE_IMPL_ID_OPENSBI, > > > + SBI_EXT_BASE_IMPL_ID_XVISOR, > > > + SBI_EXT_BASE_IMPL_ID_KVM, > > > +}; > > > + > > > enum sbi_ext_time_fid { > > > SBI_EXT_TIME_SET_TIMER = 0, > > > }; > > > @@ -269,6 +276,7 @@ int sbi_console_getchar(void); > > > long sbi_get_mvendorid(void); > > > long sbi_get_marchid(void); > > > long sbi_get_mimpid(void); > > > +long sbi_get_firmware_id(void); > > > void sbi_set_timer(uint64_t stime_value); > > > void sbi_shutdown(void); > > > void sbi_send_ipi(unsigned int cpu); > > > diff --git a/arch/riscv/include/asm/spinlock.h b/arch/riscv/include/asm/spinlock.h > > > index 8ea0fee80652..6b38d6616f14 100644 > > > --- a/arch/riscv/include/asm/spinlock.h > > > +++ b/arch/riscv/include/asm/spinlock.h > > > @@ -4,6 +4,28 @@ > > > #define __ASM_RISCV_SPINLOCK_H > > > > > > #ifdef CONFIG_QUEUED_SPINLOCKS > > > +/* > > > + * The KVM guests fall back to a Test-and-Set spinlock, because fair locks > > > + * have horrible lock 'holder' preemption issues. The virt_spin_lock_key > > > + * would shortcut for the queued_spin_lock_slowpath() function that allow > > > + * virt_spin_lock to hijack it. > > > + */ > > > +DECLARE_STATIC_KEY_TRUE(virt_spin_lock_key); > > > + > > > +#define virt_spin_lock virt_spin_lock > > > +static inline bool virt_spin_lock(struct qspinlock *lock) > > > +{ > > > + if (!static_branch_likely(&virt_spin_lock_key)) > > > + return false; > > > + > > > + do { > > > + while (atomic_read(&lock->val) != 0) > > > + cpu_relax(); > > > + } while (atomic_cmpxchg(&lock->val, 0, _Q_LOCKED_VAL) != 0); > > > + > > > + return true; > > > +} > > > + > > > #define _Q_PENDING_LOOPS (1 << 9) > > > #endif > > > > > > diff --git a/arch/riscv/kernel/sbi.c b/arch/riscv/kernel/sbi.c > > > index 88eea3a99ee0..cdd45edc8db4 100644 > > > --- a/arch/riscv/kernel/sbi.c > > > +++ b/arch/riscv/kernel/sbi.c > > > @@ -555,7 +555,7 @@ static inline long sbi_get_spec_version(void) > > > return __sbi_base_ecall(SBI_EXT_BASE_GET_SPEC_VERSION); > > > } > > > > > > -static inline long sbi_get_firmware_id(void) > > > +long sbi_get_firmware_id(void) > > > { > > > return __sbi_base_ecall(SBI_EXT_BASE_GET_IMP_ID); > > > } > > > diff --git a/arch/riscv/kernel/setup.c b/arch/riscv/kernel/setup.c > > > index 0f084f037651..c57d15b05160 100644 > > > --- a/arch/riscv/kernel/setup.c > > > +++ b/arch/riscv/kernel/setup.c > > > @@ -26,6 +26,7 @@ > > > #include > > > #include > > > #include > > > +#include > > > #include > > > #include > > > #include > > > @@ -283,16 +284,43 @@ DEFINE_STATIC_KEY_TRUE(combo_qspinlock_key); > > > EXPORT_SYMBOL(combo_qspinlock_key); > > > #endif > > > > > > +#ifdef CONFIG_QUEUED_SPINLOCKS > > > +static bool no_virt_spin_key = false; > > > > I suggest no _key, also there is no need for "= false". > > To be consistent with enable_qspinlock, I also suggest > > adding __ro_after_init: > > > > static bool no_virt_spin __ro_after_init; > okay. > > > > > > > > > > +DEFINE_STATIC_KEY_TRUE(virt_spin_lock_key); > > > + > > > +static int __init no_virt_spin_setup(char *p) > > > +{ > > > + no_virt_spin_key = true; > > > + > > > + return 0; > > > +} > > > +early_param("no_virt_spin", no_virt_spin_setup); > > > + > > > +static void __init virt_spin_lock_init(void) > > > +{ > > > + if (sbi_get_firmware_id() != SBI_EXT_BASE_IMPL_ID_KVM || > > > + no_virt_spin_key) > > > + static_branch_disable(&virt_spin_lock_key); > > > + else > > > + pr_info("Enable virt_spin_lock\n"); > > > +} > > > +#endif > > > + > > > > A new virt_no_spin kernel parameter was introduced, but without > > CONFIG_QUEUED_SPINLOCKS it will silently fail. > > > > I would suggest an #else clause here with a function to print an error / > > warning message about no_virt_spin being invalid in this scenario. > > It will probably help future debugging. > If CONFIG_QUEUED_SPINLOCKS=n, no_virt_spin should be quiet. The > no_virt_spin is one path of qspinlock. IIUC having no_virt_spin being passed as parameter to a kernel with CONFIG_QUEUED_SPINLOCKS=n is not supposed to have any warning this parameter is useless. I was just thinking it would be nice to have this warning during debugging, but if it's standard practice then I am ok with this. > > > > > > > > static void __init riscv_spinlock_init(void) > > > { > > > #ifdef CONFIG_RISCV_COMBO_SPINLOCKS > > > - if (!enable_qspinlock_key) { > > > + if (!enable_qspinlock_key && > > > + (sbi_get_firmware_id() != SBI_EXT_BASE_IMPL_ID_KVM)) { > > > static_branch_disable(&combo_qspinlock_key); > > > pr_info("Ticket spinlock: enabled\n"); > > > } else { > > > pr_info("Queued spinlock: enabled\n"); > > > } > > > #endif > > > + > > > +#ifdef CONFIG_QUEUED_SPINLOCKS > > > + virt_spin_lock_init(); > > > +#endif > > > } > > > > > > extern void __init init_rt_signal_env(void); > > > -- > > > 2.36.1 > > > > > > > I am probably missing something out, but it looks to me that this patch is > > causing 2 different changes: > > 1 - Enabling no_virt_spin parameter > > 2 - Disabling queued spinlocks for some firmware_id > > > > Wouldn't be better to split those changes in multiple patches? > > Or am I missing the point on why they need to be together? ^ Want your input on this Thanks! Leo > > > > Thanks! > > Leo > > > > > -- > Best Regards > Guo Ren > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B4C7BCD3437 for ; Tue, 19 Sep 2023 05:30:51 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=kTC3D1u3RA6bcAWrhPCDPOEihP8WIacChmLw79NoQVg=; b=A5+X7iYDOv7J77 mWHeB+OEnsLwS72dvBhy6kiPXLBqQuKRqQlv1vGP99KKEjjzua52im0Ssi/fze/NSOnRp+F19g9Hi pTm4TN24AqErYNDe5sjzUw3h8NyVgZHZxf9x7fa09zCmDBV1MQL7VVVw2qadaSi1/XTWpkLOFpEmd VrwGnc8HkRzBZw77bjn22sDV2rEWivrb1KXNe6+geygy5DEHmi+7XMtHgt1eeOjIGyqKlMda5IyUD iqqqwLWA6/kclyDpx/DJLFouoEt4/v6oSmtdmjrdgdIBwEtYhY75d5CODjDGiv9+WdF2SFeyjeFwq JZY04AmEAJUO3zngcTiw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qiTJs-00H2pj-03; Tue, 19 Sep 2023 05:30:44 +0000 Received: from us-smtp-delivery-124.mimecast.com ([170.10.129.124]) by bombadil.infradead.org with esmtps (Exim 4.96 #2 (Red Hat Linux)) id 1qiTJo-00H2oc-0m for linux-riscv@lists.infradead.org; Tue, 19 Sep 2023 05:30:41 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1695101439; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=vOiDvIp8ZO3F6CAn88eZW4xllynwcvVSacGgI+FHRPk=; b=Uxly913LCo+NjEjcl8UIE/4VJ6baPo7PgWYXnijOGYqki+WeFmeHydyIPkrVTLmfBgojWm Wvifix9QGGqumYZWl66ACIVK3pZUALNFbSB1RChSzOuE/wlDDv7oPF6Kv/BrjexNFn/wrg PuygDR8DU0kTL0fCyFG88I7X3z8hODc= Received: from mail-oo1-f72.google.com (mail-oo1-f72.google.com [209.85.161.72]) by relay.mimecast.com with ESMTP with STARTTLS (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id us-mta-169-Ve0YIwLsM-yFdQ-Y71ljKQ-1; Tue, 19 Sep 2023 01:30:35 -0400 X-MC-Unique: Ve0YIwLsM-yFdQ-Y71ljKQ-1 Received: by mail-oo1-f72.google.com with SMTP id 006d021491bc7-57698a90356so7556338eaf.0 for ; Mon, 18 Sep 2023 22:30:34 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1695101434; x=1695706234; h=in-reply-to:content-transfer-encoding:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=vOiDvIp8ZO3F6CAn88eZW4xllynwcvVSacGgI+FHRPk=; b=n+M4KSCifWe4WvbdK9PO6dDc7FBJz7unwdmQZxdBKS7XKSGjgzASgAQJdCAHBN2jZe Ty2RBEw08EZDmYBfLvGqojxnDOglnuE7FF6BPaghZGUsJU8+qaMF80hiUBr3z1oD7mds dwZp7nJZyqRO/ZjG0BAQTt84Dx1rgZDPLmb2O0/enwwTTFkjwY6RB288E240+hizlJh8 mDF5i086In6YvJZAu2/edeQ4PizxKs2jgeWDdoPfU023KiPHzKEAZ4r3v49+sNQRpq0R lQwLLHQSlqb0TgT2rP2ONniCppcVZe0tyH9bnrFqbjFt1abt9pLzqpPE9D/SvEigVdZT eWxg== X-Gm-Message-State: AOJu0YxKrPVjmxuNltym63Nlxv4w9hUHXI/f7aFdR3Qw7RTAmPgwkgBF pS5DKrENpEqgirvp5HZdJr8OpfJ7AxzZ2YOO9ujah5SUlbNsjp9Xc+K2FiQGkRcpfJ/+w+25z09 dJKKS47yF1ercNM8Mqr1Nq0EMluAM X-Received: by 2002:a4a:7652:0:b0:573:f620:ec80 with SMTP id w18-20020a4a7652000000b00573f620ec80mr10121688ooe.2.1695101434173; Mon, 18 Sep 2023 22:30:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG4tz9OuYK5vkBrvbh1+QWMEOqlzr3kwHkjk4JxS7cBXq9kiMcXQe9Q+9OS8QNnGWcnNjRSKA== X-Received: by 2002:a4a:7652:0:b0:573:f620:ec80 with SMTP id w18-20020a4a7652000000b00573f620ec80mr10121660ooe.2.1695101433854; Mon, 18 Sep 2023 22:30:33 -0700 (PDT) Received: from redhat.com ([2804:1b3:a803:677d:42e9:f426:9422:f020]) by smtp.gmail.com with ESMTPSA id j4-20020a4aab44000000b00576161c4315sm4777968oon.37.2023.09.18.22.30.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 18 Sep 2023 22:30:33 -0700 (PDT) Date: Tue, 19 Sep 2023 02:30:23 -0300 From: Leonardo Bras To: Guo Ren Cc: paul.walmsley@sifive.com, anup@brainfault.org, peterz@infradead.org, mingo@redhat.com, will@kernel.org, palmer@rivosinc.com, longman@redhat.com, boqun.feng@gmail.com, tglx@linutronix.de, paulmck@kernel.org, rostedt@goodmis.org, rdunlap@infradead.org, catalin.marinas@arm.com, conor.dooley@microchip.com, xiaoguang.xing@sophgo.com, bjorn@rivosinc.com, alexghiti@rivosinc.com, keescook@chromium.org, greentime.hu@sifive.com, ajones@ventanamicro.com, jszhang@kernel.org, wefu@redhat.com, wuwei2016@iscas.ac.cn, linux-arch@vger.kernel.org, linux-riscv@lists.infradead.org, linux-doc@vger.kernel.org, kvm@vger.kernel.org, virtualization@lists.linux-foundation.org, linux-csky@vger.kernel.org, Guo Ren Subject: Re: [PATCH V11 08/17] riscv: qspinlock: Add virt_spin_lock() support for KVM guest Message-ID: References: <20230910082911.3378782-1-guoren@kernel.org> <20230910082911.3378782-9-guoren@kernel.org> MIME-Version: 1.0 In-Reply-To: X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Disposition: inline X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20230918_223040_346508_38F2DBD8 X-CRM114-Status: GOOD ( 44.37 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org T24gU3VuLCBTZXAgMTcsIDIwMjMgYXQgMTE6MTI6MzFQTSArMDgwMCwgR3VvIFJlbiB3cm90ZToK PiBPbiBUaHUsIFNlcCAxNCwgMjAyMyBhdCA0OjAy4oCvUE0gTGVvbmFyZG8gQnJhcyA8bGVvYnJh c0ByZWRoYXQuY29tPiB3cm90ZToKPiA+Cj4gPiBPbiBTdW4sIFNlcCAxMCwgMjAyMyBhdCAwNDoy OTowMkFNIC0wNDAwLCBndW9yZW5Aa2VybmVsLm9yZyB3cm90ZToKPiA+ID4gRnJvbTogR3VvIFJl biA8Z3VvcmVuQGxpbnV4LmFsaWJhYmEuY29tPgo+ID4gPgo+ID4gPiBBZGQgYSBzdGF0aWMga2V5 IGNvbnRyb2xsaW5nIHdoZXRoZXIgdmlydF9zcGluX2xvY2soKSBzaG91bGQgYmUKPiA+ID4gY2Fs bGVkIG9yIG5vdC4gV2hlbiBydW5uaW5nIG9uIGJhcmUgbWV0YWwgc2V0IHRoZSBuZXcga2V5IHRv Cj4gPiA+IGZhbHNlLgo+ID4gPgo+ID4gPiBUaGUgS1ZNIGd1ZXN0cyBmYWxsIGJhY2sgdG8gYSBU ZXN0LWFuZC1TZXQgc3BpbmxvY2ssIGJlY2F1c2UgZmFpcgo+ID4gPiBsb2NrcyBoYXZlIGhvcnJp YmxlIGxvY2sgJ2hvbGRlcicgcHJlZW1wdGlvbiBpc3N1ZXMuIFRoZQo+ID4gPiB2aXJ0X3NwaW5f bG9ja19rZXkgd291bGQgc2hvcnRjdXQgZm9yIHRoZQo+ID4gPiBxdWV1ZWRfc3Bpbl9sb2NrX3Ns b3dwYXRoKCkgZnVuY3Rpb24gdGhhdCBhbGxvdyB2aXJ0X3NwaW5fbG9jayB0bwo+ID4gPiBoaWph Y2sgaXQuCj4gPiA+Cj4gPiA+IFNpZ25lZC1vZmYtYnk6IEd1byBSZW4gPGd1b3JlbkBsaW51eC5h bGliYWJhLmNvbT4KPiA+ID4gU2lnbmVkLW9mZi1ieTogR3VvIFJlbiA8Z3VvcmVuQGtlcm5lbC5v cmc+Cj4gPiA+IC0tLQo+ID4gPiAgLi4uL2FkbWluLWd1aWRlL2tlcm5lbC1wYXJhbWV0ZXJzLnR4 dCAgICAgICAgIHwgIDQgKysrCj4gPiA+ICBhcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3NiaS5oICAg ICAgICAgICAgICAgICAgfCAgOCArKysrKwo+ID4gPiAgYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9z cGlubG9jay5oICAgICAgICAgICAgIHwgMjIgKysrKysrKysrKysrKysKPiA+ID4gIGFyY2gvcmlz Y3Yva2VybmVsL3NiaS5jICAgICAgICAgICAgICAgICAgICAgICB8ICAyICstCj4gPiA+ICBhcmNo L3Jpc2N2L2tlcm5lbC9zZXR1cC5jICAgICAgICAgICAgICAgICAgICAgfCAzMCArKysrKysrKysr KysrKysrKystCj4gPiA+ICA1IGZpbGVzIGNoYW5nZWQsIDY0IGluc2VydGlvbnMoKyksIDIgZGVs ZXRpb25zKC0pCj4gPiA+Cj4gPiA+IGRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2FkbWluLWd1 aWRlL2tlcm5lbC1wYXJhbWV0ZXJzLnR4dCBiL0RvY3VtZW50YXRpb24vYWRtaW4tZ3VpZGUva2Vy bmVsLXBhcmFtZXRlcnMudHh0Cj4gPiA+IGluZGV4IDYxY2FjYjhkZmQwZS4uZjc1YmVkYzUwZTAw IDEwMDY0NAo+ID4gPiAtLS0gYS9Eb2N1bWVudGF0aW9uL2FkbWluLWd1aWRlL2tlcm5lbC1wYXJh bWV0ZXJzLnR4dAo+ID4gPiArKysgYi9Eb2N1bWVudGF0aW9uL2FkbWluLWd1aWRlL2tlcm5lbC1w YXJhbWV0ZXJzLnR4dAo+ID4gPiBAQCAtMzkyNyw2ICszOTI3LDEwIEBACj4gPiA+ICAgICAgIG5v X3VhY2Nlc3NfZmx1c2gKPiA+ID4gICAgICAgICAgICAgICAgICAgICAgIFtQUENdIERvbid0IGZs dXNoIHRoZSBMMS1EIGNhY2hlIGFmdGVyIGFjY2Vzc2luZyB1c2VyIGRhdGEuCj4gPiA+Cj4gPiA+ ICsgICAgIG5vX3ZpcnRfc3BpbiAgICBbUklTQy1WXSBEaXNhYmxlIHZpcnRfc3Bpbl9sb2NrIGlu IEtWTSBndWVzdCB0byB1c2UKPiA+ID4gKyAgICAgICAgICAgICAgICAgICAgIG5hdGl2ZV9xdWV1 ZWRfc3BpbmxvY2sgd2hlbiB0aGUgbm9wdnNwaW4gb3B0aW9uIGlzIGVuYWJsZWQuCj4gPiA+ICsg ICAgICAgICAgICAgICAgICAgICBUaGlzIHdvdWxkIGhlbHAgdmNwdT1wY3B1IHNjZW5hcmlvcy4K PiA+ID4gKwo+ID4gPiAgICAgICBub3ZtY29yZWRkICAgICAgW0tOTCxLRFVNUF0KPiA+ID4gICAg ICAgICAgICAgICAgICAgICAgIERpc2FibGUgZGV2aWNlIGR1bXAuIERldmljZSBkdW1wIGFsbG93 cyBkcml2ZXJzIHRvCj4gPiA+ICAgICAgICAgICAgICAgICAgICAgICBhcHBlbmQgZHVtcCBkYXRh IHRvIHZtY29yZSBzbyB5b3UgY2FuIGNvbGxlY3QgZHJpdmVyCj4gPiA+IGRpZmYgLS1naXQgYS9h cmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3NiaS5oIGIvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9zYmku aAo+ID4gPiBpbmRleCA1MDFlMDZlNTIwNzguLmUwMjMzYjNkN2E1ZiAxMDA2NDQKPiA+ID4gLS0t IGEvYXJjaC9yaXNjdi9pbmNsdWRlL2FzbS9zYmkuaAo+ID4gPiArKysgYi9hcmNoL3Jpc2N2L2lu Y2x1ZGUvYXNtL3NiaS5oCj4gPiA+IEBAIC01MCw2ICs1MCwxMyBAQCBlbnVtIHNiaV9leHRfYmFz ZV9maWQgewo+ID4gPiAgICAgICBTQklfRVhUX0JBU0VfR0VUX01JTVBJRCwKPiA+ID4gIH07Cj4g PiA+Cj4gPiA+ICtlbnVtIHNiaV9leHRfYmFzZV9pbXBsX2lkIHsKPiA+ID4gKyAgICAgU0JJX0VY VF9CQVNFX0lNUExfSURfQkJMID0gMCwKPiA+ID4gKyAgICAgU0JJX0VYVF9CQVNFX0lNUExfSURf T1BFTlNCSSwKPiA+ID4gKyAgICAgU0JJX0VYVF9CQVNFX0lNUExfSURfWFZJU09SLAo+ID4gPiAr ICAgICBTQklfRVhUX0JBU0VfSU1QTF9JRF9LVk0sCj4gPiA+ICt9Owo+ID4gPiArCj4gPiA+ICBl bnVtIHNiaV9leHRfdGltZV9maWQgewo+ID4gPiAgICAgICBTQklfRVhUX1RJTUVfU0VUX1RJTUVS ID0gMCwKPiA+ID4gIH07Cj4gPiA+IEBAIC0yNjksNiArMjc2LDcgQEAgaW50IHNiaV9jb25zb2xl X2dldGNoYXIodm9pZCk7Cj4gPiA+ICBsb25nIHNiaV9nZXRfbXZlbmRvcmlkKHZvaWQpOwo+ID4g PiAgbG9uZyBzYmlfZ2V0X21hcmNoaWQodm9pZCk7Cj4gPiA+ICBsb25nIHNiaV9nZXRfbWltcGlk KHZvaWQpOwo+ID4gPiArbG9uZyBzYmlfZ2V0X2Zpcm13YXJlX2lkKHZvaWQpOwo+ID4gPiAgdm9p ZCBzYmlfc2V0X3RpbWVyKHVpbnQ2NF90IHN0aW1lX3ZhbHVlKTsKPiA+ID4gIHZvaWQgc2JpX3No dXRkb3duKHZvaWQpOwo+ID4gPiAgdm9pZCBzYmlfc2VuZF9pcGkodW5zaWduZWQgaW50IGNwdSk7 Cj4gPiA+IGRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3NwaW5sb2NrLmggYi9h cmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3NwaW5sb2NrLmgKPiA+ID4gaW5kZXggOGVhMGZlZTgwNjUy Li42YjM4ZDY2MTZmMTQgMTAwNjQ0Cj4gPiA+IC0tLSBhL2FyY2gvcmlzY3YvaW5jbHVkZS9hc20v c3BpbmxvY2suaAo+ID4gPiArKysgYi9hcmNoL3Jpc2N2L2luY2x1ZGUvYXNtL3NwaW5sb2NrLmgK PiA+ID4gQEAgLTQsNiArNCwyOCBAQAo+ID4gPiAgI2RlZmluZSBfX0FTTV9SSVNDVl9TUElOTE9D S19ICj4gPiA+Cj4gPiA+ICAjaWZkZWYgQ09ORklHX1FVRVVFRF9TUElOTE9DS1MKPiA+ID4gKy8q Cj4gPiA+ICsgKiBUaGUgS1ZNIGd1ZXN0cyBmYWxsIGJhY2sgdG8gYSBUZXN0LWFuZC1TZXQgc3Bp bmxvY2ssIGJlY2F1c2UgZmFpciBsb2Nrcwo+ID4gPiArICogaGF2ZSBob3JyaWJsZSBsb2NrICdo b2xkZXInIHByZWVtcHRpb24gaXNzdWVzLiBUaGUgdmlydF9zcGluX2xvY2tfa2V5Cj4gPiA+ICsg KiB3b3VsZCBzaG9ydGN1dCBmb3IgdGhlIHF1ZXVlZF9zcGluX2xvY2tfc2xvd3BhdGgoKSBmdW5j dGlvbiB0aGF0IGFsbG93Cj4gPiA+ICsgKiB2aXJ0X3NwaW5fbG9jayB0byBoaWphY2sgaXQuCj4g PiA+ICsgKi8KPiA+ID4gK0RFQ0xBUkVfU1RBVElDX0tFWV9UUlVFKHZpcnRfc3Bpbl9sb2NrX2tl eSk7Cj4gPiA+ICsKPiA+ID4gKyNkZWZpbmUgdmlydF9zcGluX2xvY2sgdmlydF9zcGluX2xvY2sK PiA+ID4gK3N0YXRpYyBpbmxpbmUgYm9vbCB2aXJ0X3NwaW5fbG9jayhzdHJ1Y3QgcXNwaW5sb2Nr ICpsb2NrKQo+ID4gPiArewo+ID4gPiArICAgICBpZiAoIXN0YXRpY19icmFuY2hfbGlrZWx5KCZ2 aXJ0X3NwaW5fbG9ja19rZXkpKQo+ID4gPiArICAgICAgICAgICAgIHJldHVybiBmYWxzZTsKPiA+ ID4gKwo+ID4gPiArICAgICBkbyB7Cj4gPiA+ICsgICAgICAgICAgICAgd2hpbGUgKGF0b21pY19y ZWFkKCZsb2NrLT52YWwpICE9IDApCj4gPiA+ICsgICAgICAgICAgICAgICAgICAgICBjcHVfcmVs YXgoKTsKPiA+ID4gKyAgICAgfSB3aGlsZSAoYXRvbWljX2NtcHhjaGcoJmxvY2stPnZhbCwgMCwg X1FfTE9DS0VEX1ZBTCkgIT0gMCk7Cj4gPiA+ICsKPiA+ID4gKyAgICAgcmV0dXJuIHRydWU7Cj4g PiA+ICt9Cj4gPiA+ICsKPiA+ID4gICNkZWZpbmUgX1FfUEVORElOR19MT09QUyAgICAgKDEgPDwg OSkKPiA+ID4gICNlbmRpZgo+ID4gPgo+ID4gPiBkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9rZXJu ZWwvc2JpLmMgYi9hcmNoL3Jpc2N2L2tlcm5lbC9zYmkuYwo+ID4gPiBpbmRleCA4OGVlYTNhOTll ZTAuLmNkZDQ1ZWRjOGRiNCAxMDA2NDQKPiA+ID4gLS0tIGEvYXJjaC9yaXNjdi9rZXJuZWwvc2Jp LmMKPiA+ID4gKysrIGIvYXJjaC9yaXNjdi9rZXJuZWwvc2JpLmMKPiA+ID4gQEAgLTU1NSw3ICs1 NTUsNyBAQCBzdGF0aWMgaW5saW5lIGxvbmcgc2JpX2dldF9zcGVjX3ZlcnNpb24odm9pZCkKPiA+ ID4gICAgICAgcmV0dXJuIF9fc2JpX2Jhc2VfZWNhbGwoU0JJX0VYVF9CQVNFX0dFVF9TUEVDX1ZF UlNJT04pOwo+ID4gPiAgfQo+ID4gPgo+ID4gPiAtc3RhdGljIGlubGluZSBsb25nIHNiaV9nZXRf ZmlybXdhcmVfaWQodm9pZCkKPiA+ID4gK2xvbmcgc2JpX2dldF9maXJtd2FyZV9pZCh2b2lkKQo+ ID4gPiAgewo+ID4gPiAgICAgICByZXR1cm4gX19zYmlfYmFzZV9lY2FsbChTQklfRVhUX0JBU0Vf R0VUX0lNUF9JRCk7Cj4gPiA+ICB9Cj4gPiA+IGRpZmYgLS1naXQgYS9hcmNoL3Jpc2N2L2tlcm5l bC9zZXR1cC5jIGIvYXJjaC9yaXNjdi9rZXJuZWwvc2V0dXAuYwo+ID4gPiBpbmRleCAwZjA4NGYw Mzc2NTEuLmM1N2QxNWIwNTE2MCAxMDA2NDQKPiA+ID4gLS0tIGEvYXJjaC9yaXNjdi9rZXJuZWwv c2V0dXAuYwo+ID4gPiArKysgYi9hcmNoL3Jpc2N2L2tlcm5lbC9zZXR1cC5jCj4gPiA+IEBAIC0y Niw2ICsyNiw3IEBACj4gPiA+ICAjaW5jbHVkZSA8YXNtL2FsdGVybmF0aXZlLmg+Cj4gPiA+ICAj aW5jbHVkZSA8YXNtL2NhY2hlZmx1c2guaD4KPiA+ID4gICNpbmNsdWRlIDxhc20vY3B1X29wcy5o Pgo+ID4gPiArI2luY2x1ZGUgPGFzbS9jcHVmZWF0dXJlLmg+Cj4gPiA+ICAjaW5jbHVkZSA8YXNt L2Vhcmx5X2lvcmVtYXAuaD4KPiA+ID4gICNpbmNsdWRlIDxhc20vcGd0YWJsZS5oPgo+ID4gPiAg I2luY2x1ZGUgPGFzbS9zZXR1cC5oPgo+ID4gPiBAQCAtMjgzLDE2ICsyODQsNDMgQEAgREVGSU5F X1NUQVRJQ19LRVlfVFJVRShjb21ib19xc3BpbmxvY2tfa2V5KTsKPiA+ID4gIEVYUE9SVF9TWU1C T0woY29tYm9fcXNwaW5sb2NrX2tleSk7Cj4gPiA+ICAjZW5kaWYKPiA+ID4KPiA+ID4gKyNpZmRl ZiBDT05GSUdfUVVFVUVEX1NQSU5MT0NLUwo+ID4gPiArc3RhdGljIGJvb2wgbm9fdmlydF9zcGlu X2tleSA9IGZhbHNlOwo+ID4KPiA+IEkgc3VnZ2VzdCBubyBfa2V5LCBhbHNvIHRoZXJlIGlzIG5v IG5lZWQgZm9yICI9IGZhbHNlIi4KPiA+IFRvIGJlIGNvbnNpc3RlbnQgd2l0aCBlbmFibGVfcXNw aW5sb2NrLCBJIGFsc28gc3VnZ2VzdAo+ID4gYWRkaW5nIF9fcm9fYWZ0ZXJfaW5pdDoKPiA+Cj4g PiBzdGF0aWMgYm9vbCBub192aXJ0X3NwaW4gX19yb19hZnRlcl9pbml0Owo+IG9rYXkuCj4gCj4g Pgo+ID4KPiA+Cj4gPiA+ICtERUZJTkVfU1RBVElDX0tFWV9UUlVFKHZpcnRfc3Bpbl9sb2NrX2tl eSk7Cj4gPiA+ICsKPiA+ID4gK3N0YXRpYyBpbnQgX19pbml0IG5vX3ZpcnRfc3Bpbl9zZXR1cChj aGFyICpwKQo+ID4gPiArewo+ID4gPiArICAgICBub192aXJ0X3NwaW5fa2V5ID0gdHJ1ZTsKPiA+ ID4gKwo+ID4gPiArICAgICByZXR1cm4gMDsKPiA+ID4gK30KPiA+ID4gK2Vhcmx5X3BhcmFtKCJu b192aXJ0X3NwaW4iLCBub192aXJ0X3NwaW5fc2V0dXApOwo+ID4gPiArCj4gPiA+ICtzdGF0aWMg dm9pZCBfX2luaXQgdmlydF9zcGluX2xvY2tfaW5pdCh2b2lkKQo+ID4gPiArewo+ID4gPiArICAg ICBpZiAoc2JpX2dldF9maXJtd2FyZV9pZCgpICE9IFNCSV9FWFRfQkFTRV9JTVBMX0lEX0tWTSB8 fAo+ID4gPiArICAgICAgICAgbm9fdmlydF9zcGluX2tleSkKPiA+ID4gKyAgICAgICAgICAgICBz dGF0aWNfYnJhbmNoX2Rpc2FibGUoJnZpcnRfc3Bpbl9sb2NrX2tleSk7Cj4gPiA+ICsgICAgIGVs c2UKPiA+ID4gKyAgICAgICAgICAgICBwcl9pbmZvKCJFbmFibGUgdmlydF9zcGluX2xvY2tcbiIp Owo+ID4gPiArfQo+ID4gPiArI2VuZGlmCj4gPiA+ICsKPiA+Cj4gPiBBIG5ldyB2aXJ0X25vX3Nw aW4ga2VybmVsIHBhcmFtZXRlciB3YXMgaW50cm9kdWNlZCwgYnV0IHdpdGhvdXQKPiA+IENPTkZJ R19RVUVVRURfU1BJTkxPQ0tTIGl0IHdpbGwgc2lsZW50bHkgZmFpbC4KPiA+Cj4gPiBJIHdvdWxk IHN1Z2dlc3QgYW4gI2Vsc2UgY2xhdXNlIGhlcmUgd2l0aCBhIGZ1bmN0aW9uIHRvIHByaW50IGFu IGVycm9yIC8KPiA+IHdhcm5pbmcgbWVzc2FnZSBhYm91dCBub192aXJ0X3NwaW4gYmVpbmcgaW52 YWxpZCBpbiB0aGlzIHNjZW5hcmlvLgo+ID4gSXQgd2lsbCBwcm9iYWJseSBoZWxwIGZ1dHVyZSBk ZWJ1Z2dpbmcuCj4gSWYgQ09ORklHX1FVRVVFRF9TUElOTE9DS1M9biwgbm9fdmlydF9zcGluIHNo b3VsZCBiZSBxdWlldC4gVGhlCj4gbm9fdmlydF9zcGluIGlzIG9uZSBwYXRoIG9mIHFzcGlubG9j ay4KCklJVUMgaGF2aW5nIG5vX3ZpcnRfc3BpbiBiZWluZyBwYXNzZWQgYXMgcGFyYW1ldGVyIHRv IGEga2VybmVsIHdpdGgKQ09ORklHX1FVRVVFRF9TUElOTE9DS1M9biBpcyBub3Qgc3VwcG9zZWQg dG8gaGF2ZSBhbnkgd2FybmluZyB0aGlzIApwYXJhbWV0ZXIgaXMgdXNlbGVzcy4gCgpJIHdhcyBq dXN0IHRoaW5raW5nIGl0IHdvdWxkIGJlIG5pY2UgdG8gaGF2ZSB0aGlzIHdhcm5pbmcgZHVyaW5n IGRlYnVnZ2luZywgCmJ1dCBpZiBpdCdzIHN0YW5kYXJkIHByYWN0aWNlIHRoZW4gSSBhbSBvayB3 aXRoIHRoaXMuCgo+IAo+ID4KPiA+Cj4gPiA+ICBzdGF0aWMgdm9pZCBfX2luaXQgcmlzY3Zfc3Bp bmxvY2tfaW5pdCh2b2lkKQo+ID4gPiAgewo+ID4gPiAgI2lmZGVmIENPTkZJR19SSVNDVl9DT01C T19TUElOTE9DS1MKPiA+ID4gLSAgICAgaWYgKCFlbmFibGVfcXNwaW5sb2NrX2tleSkgewo+ID4g PiArICAgICBpZiAoIWVuYWJsZV9xc3BpbmxvY2tfa2V5ICYmCj4gPiA+ICsgICAgICAgICAoc2Jp X2dldF9maXJtd2FyZV9pZCgpICE9IFNCSV9FWFRfQkFTRV9JTVBMX0lEX0tWTSkpIHsKPiA+ID4g ICAgICAgICAgICAgICBzdGF0aWNfYnJhbmNoX2Rpc2FibGUoJmNvbWJvX3FzcGlubG9ja19rZXkp Owo+ID4gPiAgICAgICAgICAgICAgIHByX2luZm8oIlRpY2tldCBzcGlubG9jazogZW5hYmxlZFxu Iik7Cj4gPiA+ICAgICAgIH0gZWxzZSB7Cj4gPiA+ICAgICAgICAgICAgICAgcHJfaW5mbygiUXVl dWVkIHNwaW5sb2NrOiBlbmFibGVkXG4iKTsKPiA+ID4gICAgICAgfQo+ID4gPiAgI2VuZGlmCj4g PiA+ICsKPiA+ID4gKyNpZmRlZiBDT05GSUdfUVVFVUVEX1NQSU5MT0NLUwo+ID4gPiArICAgICB2 aXJ0X3NwaW5fbG9ja19pbml0KCk7Cj4gPiA+ICsjZW5kaWYKPiA+ID4gIH0KPiA+ID4KPiA+ID4g IGV4dGVybiB2b2lkIF9faW5pdCBpbml0X3J0X3NpZ25hbF9lbnYodm9pZCk7Cj4gPiA+IC0tCj4g PiA+IDIuMzYuMQo+ID4gPgo+ID4KPiA+IEkgYW0gcHJvYmFibHkgbWlzc2luZyBzb21ldGhpbmcg b3V0LCBidXQgaXQgbG9va3MgdG8gbWUgdGhhdCB0aGlzIHBhdGNoIGlzCj4gPiBjYXVzaW5nIDIg ZGlmZmVyZW50IGNoYW5nZXM6Cj4gPiAxIC0gRW5hYmxpbmcgbm9fdmlydF9zcGluIHBhcmFtZXRl cgo+ID4gMiAtIERpc2FibGluZyBxdWV1ZWQgc3BpbmxvY2tzIGZvciBzb21lIGZpcm13YXJlX2lk Cj4gPgo+ID4gV291bGRuJ3QgYmUgYmV0dGVyIHRvIHNwbGl0IHRob3NlIGNoYW5nZXMgaW4gbXVs dGlwbGUgcGF0Y2hlcz8KPiA+IE9yIGFtIEkgbWlzc2luZyB0aGUgcG9pbnQgb24gd2h5IHRoZXkg bmVlZCB0byBiZSB0b2dldGhlcj8KCl4gV2FudCB5b3VyIGlucHV0IG9uIHRoaXMKClRoYW5rcyEK TGVvCgo+ID4KPiA+IFRoYW5rcyEKPiA+IExlbwo+ID4KPiAKPiAKPiAtLSAKPiBCZXN0IFJlZ2Fy ZHMKPiAgR3VvIFJlbgo+IAoKCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fCmxpbnV4LXJpc2N2IG1haWxpbmcgbGlzdApsaW51eC1yaXNjdkBsaXN0cy5pbmZy YWRlYWQub3JnCmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGlu dXgtcmlzY3YK