From: "Roger Pau Monné" <roger.pau@citrix.com>
To: Jan Beulich <jbeulich@suse.com>
Cc: Stewart Hildebrand <stewart.hildebrand@amd.com>,
Oleksandr Andrushchenko <oleksandr_andrushchenko@epam.com>,
Andrew Cooper <andrew.cooper3@citrix.com>, Wei Liu <wl@xen.org>,
George Dunlap <george.dunlap@citrix.com>,
Julien Grall <julien@xen.org>,
Stefano Stabellini <sstabellini@kernel.org>,
Jun Nakajima <jun.nakajima@intel.com>,
Kevin Tian <kevin.tian@intel.com>, Paul Durrant <paul@xen.org>,
Volodymyr Babchuk <volodymyr_babchuk@epam.com>,
xen-devel@lists.xenproject.org
Subject: Re: [PATCH v12.2 01/15] vpci: use per-domain PCI lock to protect vpci structure
Date: Wed, 24 Jan 2024 10:39:18 +0100 [thread overview]
Message-ID: <ZbDaxiUO0T2w5UPs@macbook> (raw)
In-Reply-To: <c8792489-3e61-4c2e-af80-97832a3622b7@suse.com>
On Wed, Jan 24, 2024 at 09:56:42AM +0100, Jan Beulich wrote:
> On 23.01.2024 16:23, Roger Pau Monné wrote:
> > On Tue, Jan 23, 2024 at 03:26:26PM +0100, Jan Beulich wrote:
> >> On 15.01.2024 20:43, Stewart Hildebrand wrote:
> >>> --- a/xen/arch/x86/hvm/vmsi.c
> >>> +++ b/xen/arch/x86/hvm/vmsi.c
> >>> @@ -468,7 +468,7 @@ int msixtbl_pt_register(struct domain *d, struct pirq *pirq, uint64_t gtable)
> >>> struct msixtbl_entry *entry, *new_entry;
> >>> int r = -EINVAL;
> >>>
> >>> - ASSERT(pcidevs_locked());
> >>> + ASSERT(pcidevs_locked() || rw_is_locked(&d->pci_lock));
> >>> ASSERT(rw_is_write_locked(&d->event_lock));
> >>>
> >>> if ( !msixtbl_initialised(d) )
> >>> @@ -538,7 +538,7 @@ void msixtbl_pt_unregister(struct domain *d, struct pirq *pirq)
> >>> struct pci_dev *pdev;
> >>> struct msixtbl_entry *entry;
> >>>
> >>> - ASSERT(pcidevs_locked());
> >>> + ASSERT(pcidevs_locked() || rw_is_locked(&d->pci_lock));
> >>> ASSERT(rw_is_write_locked(&d->event_lock));
> >>
> >> I was hoping to just ack this patch, but the two changes above look
> >> questionable to me: How can it be that holding _either_ lock is okay?
> >> It's not obvious in this context that consumers have to hold both
> >> locks now. In fact consumers looks to be the callers of
> >> msixtbl_find_entry(), yet the list is RCU-protected. Whereas races
> >> against themselves or against one another are avoided by holding
> >> d->event_lock.
> >
> > The reason for the change here is that msixtbl_pt_{un,}register() gets
> > called by pt_irq_{create,destroy}_bind(), which is in turn called by
> > vPCI code (pcidevs_locked()) that has been switched to not take the
> > pcidevs lock anymore, and hence the ASSERT would trigger.
>
> I understand this is the motivation for the change, but that doesn't
> (alone) render the construct above sensible / correct.
But we agreed that for the purpose of the device not going anyway,
either the pcidevs or the per-domain pci_lock should be held, both are
valid for the purpose, and hence functions have adjusted to take that
into account.
So your concern is about the pcidevs lock being used here not just for
preventing the device from being removed, but also for protecting MSI
related state?
> >> My only guess then for the original need of holding pcidevs_lock is
> >> the use of msi_desc->dev, with the desire for the device to not go
> >> away. Yet the description doesn't talk about interactions of the per-
> >> domain PCI lock with that one at all; it all circles around the
> >> domain'd vPCI lock.
> >
> > I do agree that it looks like the original intention of holding
> > pcidevs_lock is to prevent msi_desc->dev from being removed - yet I'm
> > not sure it's possible for the device to go away while the domain
> > event_lock is hold, as device removal would need to take that same
> > lock in order to destroy the irq_desc.
>
> Yes, that matches an observation of mine as well. If we can simplify
> (rather then complicate) locking, I'd prefer if we did. May need to
> be a separate (prereq) patch, though.
Hm, yes, that might be an option, and doing a pre-patch that removes
the need to have pcidevs locked here would avoid the what seem
controversial changes.
> >> Feels like I'm missing something that's obvious to everyone else.
> >> Or maybe this part of the patch is actually unrelated, and should be
> >> split off (with its own [proper] justification)? Or wouldn't it then
> >> be better to also change the other paths leading here to acquire the
> >> per-domain PCI lock?
> >
> > Other paths in vPCI vpci_msi_update(), vpci_msi_arch_update(),
> > vpci_msi_arch_enable()... are switched in this patch to use the
> > per-domain pci_lock instead of pcidevs lock.
>
> Hence my question: Can't we consolidate to all paths only using the
> per-domain lock? That would make these odd-looking assertions become
> normal-looking again.
Hm, I think that's more work than originally planned, as the initial
plan was to use both locks during an interim period in order to avoid
doing a full swept change to switch to the per-domain one.
Regards, Roger.
next prev parent reply other threads:[~2024-01-24 9:39 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-01-09 21:51 [PATCH v12 00/15] PCI devices passthrough on Arm, part 3 Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 01/15] vpci: use per-domain PCI lock to protect vpci structure Stewart Hildebrand
2024-01-12 13:48 ` Roger Pau Monné
2024-01-12 17:54 ` Stewart Hildebrand
2024-01-12 18:14 ` [PATCH v12.1 " Stewart Hildebrand
2024-01-15 8:58 ` Jan Beulich
2024-01-15 15:42 ` Stewart Hildebrand
2024-01-15 8:53 ` [PATCH v12 " Roger Pau Monné
2024-01-15 15:08 ` Stewart Hildebrand
2024-01-15 19:43 ` [PATCH v12.2 " Stewart Hildebrand
2024-01-19 13:42 ` Roger Pau Monné
2024-01-23 14:26 ` Jan Beulich
2024-01-23 15:23 ` Roger Pau Monné
2024-01-24 8:56 ` Jan Beulich
2024-01-24 9:39 ` Roger Pau Monné [this message]
2024-01-23 14:29 ` Jan Beulich
2024-01-24 5:07 ` Stewart Hildebrand
2024-01-24 8:21 ` Roger Pau Monné
2024-01-24 20:21 ` Stewart Hildebrand
2024-01-24 8:50 ` Jan Beulich
2024-01-23 14:32 ` Jan Beulich
2024-01-23 15:07 ` Roger Pau Monné
2024-01-24 5:00 ` Stewart Hildebrand
2024-01-30 14:59 ` Stewart Hildebrand
2024-01-24 8:48 ` Jan Beulich
2024-01-24 9:24 ` Roger Pau Monné
2024-01-24 11:34 ` Jan Beulich
2024-01-24 17:51 ` Roger Pau Monné
2024-01-25 7:43 ` Jan Beulich
2024-01-25 9:05 ` Roger Pau Monné
2024-01-25 11:23 ` Jan Beulich
2024-01-25 12:33 ` Roger Pau Monné
2024-01-30 15:04 ` Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 02/15] vpci: restrict unhandled read/write operations for guests Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 03/15] vpci: add hooks for PCI device assign/de-assign Stewart Hildebrand
2024-01-23 14:36 ` Jan Beulich
2024-01-30 19:22 ` Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 04/15] vpci/header: rework exit path in init_header() Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 05/15] vpci/header: implement guest BAR register handlers Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 06/15] rangeset: add RANGESETF_no_print flag Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 07/15] rangeset: add rangeset_purge() function Stewart Hildebrand
2024-01-10 10:00 ` Jan Beulich
2024-01-09 21:51 ` [PATCH v12 08/15] vpci/header: handle p2m range sets per BAR Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 09/15] vpci/header: program p2m with guest BAR view Stewart Hildebrand
2024-01-12 15:06 ` Roger Pau Monné
2024-01-12 20:31 ` Stewart Hildebrand
2024-01-12 20:49 ` [PATCH v12.1 " Stewart Hildebrand
2024-01-15 9:07 ` [PATCH v12 " Jan Beulich
2024-01-15 19:03 ` Stewart Hildebrand
2024-01-15 19:44 ` [PATCH v12.2 " Stewart Hildebrand
2024-01-17 3:01 ` Stewart Hildebrand
2024-01-19 13:43 ` Roger Pau Monné
2024-01-19 14:28 ` [PATCH v12.3 " Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 10/15] vpci/header: emulate PCI_COMMAND register for guests Stewart Hildebrand
2024-01-25 15:43 ` Jan Beulich
2024-02-01 4:50 ` Stewart Hildebrand
2024-02-01 8:14 ` Jan Beulich
2024-01-09 21:51 ` [PATCH v12 11/15] vpci: add initial support for virtual PCI bus topology Stewart Hildebrand
2024-01-12 11:46 ` George Dunlap
2024-01-12 13:50 ` Stewart Hildebrand
2024-01-15 11:48 ` George Dunlap
2024-01-25 16:00 ` Jan Beulich
2024-02-02 3:30 ` Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 12/15] xen/arm: translate virtual PCI bus topology for guests Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 13/15] xen/arm: account IO handlers for emulated PCI MSI-X Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 14/15] xen/arm: vpci: permit access to guest vpci space Stewart Hildebrand
2024-01-17 3:03 ` Stewart Hildebrand
2024-01-09 21:51 ` [PATCH v12 15/15] arm/vpci: honor access size when returning an error Stewart Hildebrand
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZbDaxiUO0T2w5UPs@macbook \
--to=roger.pau@citrix.com \
--cc=andrew.cooper3@citrix.com \
--cc=george.dunlap@citrix.com \
--cc=jbeulich@suse.com \
--cc=julien@xen.org \
--cc=jun.nakajima@intel.com \
--cc=kevin.tian@intel.com \
--cc=oleksandr_andrushchenko@epam.com \
--cc=paul@xen.org \
--cc=sstabellini@kernel.org \
--cc=stewart.hildebrand@amd.com \
--cc=volodymyr_babchuk@epam.com \
--cc=wl@xen.org \
--cc=xen-devel@lists.xenproject.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.