From: Leo Liang <ycliang@andestech.com>
To: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Cc: <rick@andestech.com>, <trini@konsulko.com>,
<ryan_chen@aspeedtech.com>, <joel@jms.id.au>,
<u-boot@lists.denx.de>
Subject: Re: [PATCH 7/8] ram: ast2700: Add DRAM controller initialization
Date: Mon, 9 Sep 2024 20:22:53 +0800 [thread overview]
Message-ID: <Zt7onaB3StI_jdge@swlinux02> (raw)
In-Reply-To: <20240819101704.1612317-8-chiawei_wang@aspeedtech.com>
On Mon, Aug 19, 2024 at 06:17:03PM +0800, Chia-Wei Wang wrote:
> Add driver for AST2700 to initialize DRAM in SPL.
>
> This patch also refactors the Kconfig dependency of
> Aspeed DRAM drivers as some of them are shared among
> the file structures of RV and ARM ISAs.
>
> Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
> ---
> This patch has many checkpatch.pl warning due to the two
> vendor-provided sources for DDR PHY initialization.
>
> Most of the warnings are about the camel case coding style
> and line length checks.
>
> If possible, we wish to keep it as is for better vendor
> support in case debugging is needed.
>
> arch/riscv/include/asm/arch-ast2700/sdram.h | 137 +
> drivers/ram/Makefile | 2 +-
> drivers/ram/aspeed/Kconfig | 27 +-
> drivers/ram/aspeed/Makefile | 1 +
> ..._ddrphy_phyinit_ddr4-3200-nodimm-train2D.c | 2700 +++++++
> ..._ddrphy_phyinit_ddr5-3200-nodimm-train2D.c | 6930 +++++++++++++++++
> drivers/ram/aspeed/sdram_ast2700.c | 1036 +++
> 7 files changed, 10828 insertions(+), 5 deletions(-)
> create mode 100644 arch/riscv/include/asm/arch-ast2700/sdram.h
> create mode 100644 drivers/ram/aspeed/dwc_ddrphy_phyinit_ddr4-3200-nodimm-train2D.c
> create mode 100644 drivers/ram/aspeed/dwc_ddrphy_phyinit_ddr5-3200-nodimm-train2D.c
> create mode 100644 drivers/ram/aspeed/sdram_ast2700.c
Acked-by: Leo Yu-Chi Liang <ycliang@andestech.com>
next prev parent reply other threads:[~2024-09-09 12:23 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-19 10:16 [PATCH 0/8] riscv: Add AST2700 platform support Chia-Wei Wang
2024-08-19 10:16 ` [PATCH 1/8] riscv: Make A ISA extension selectable Chia-Wei Wang
2024-09-09 8:17 ` Leo Liang
2024-08-19 10:16 ` [PATCH 2/8] riscv: Make stack size shift configurable Chia-Wei Wang
2024-09-09 8:18 ` Leo Liang
2024-08-19 10:16 ` [PATCH 3/8] riscv: u-boot-spl.lds: Remove _image_binary_end alignment Chia-Wei Wang
2024-09-09 12:20 ` Leo Liang
2024-08-19 10:17 ` [PATCH 4/8] riscv: Add AST2700 SoC initial platform support Chia-Wei Wang
2024-09-09 12:17 ` Leo Liang
2024-09-10 2:32 ` ChiaWei Wang
2024-08-19 10:17 ` [PATCH 5/8] timer: Add AST2700 IBEX timer support Chia-Wei Wang
2024-09-09 12:21 ` Leo Liang
2024-08-19 10:17 ` [PATCH 6/8] board: ibex_ast2700: Add FMC header support Chia-Wei Wang
2024-09-09 12:22 ` Leo Liang
2024-08-19 10:17 ` [PATCH 7/8] ram: ast2700: Add DRAM controller initialization Chia-Wei Wang
2024-09-09 12:22 ` Leo Liang [this message]
2024-08-19 10:17 ` [PATCH 8/8] configs: ibex-ast2700: Enable DRAM and timer driver Chia-Wei Wang
2024-09-09 12:23 ` Leo Liang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Zt7onaB3StI_jdge@swlinux02 \
--to=ycliang@andestech.com \
--cc=chiawei_wang@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=rick@andestech.com \
--cc=ryan_chen@aspeedtech.com \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.