All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Jani Nikula <jani.nikula@intel.com>
Cc: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Subject: Re: [PATCH v2 2/8] drm/i915/pps: only touch the vlv_ members on VLV/CHV
Date: Mon, 9 Sep 2024 17:21:14 +0300	[thread overview]
Message-ID: <Zt8EWvR4lkkNphHG@intel.com> (raw)
In-Reply-To: <8e2c63ae4a69f7ea8ca33ef500818f4ca680b468.1725883885.git.jani.nikula@intel.com>

On Mon, Sep 09, 2024 at 03:15:37PM +0300, Jani Nikula wrote:
> While the struct intel_pps vlv_pps_pipe and vlv_active_pipe members are
> only relevant for VLV/CHV, we still initialize them on all platforms and
> check them on BXT/GLK. Wrap all access inside VLV/CHV checks for
> consistency.
> 
> Signed-off-by: Jani Nikula <jani.nikula@intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_dp.c  |  6 +++---
>  drivers/gpu/drm/i915/display/intel_pps.c | 11 ++++++-----
>  2 files changed, 9 insertions(+), 8 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> index bc1ec9440a4d..7e36a7820fec 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -6843,8 +6843,6 @@ intel_dp_init_connector(struct intel_digital_port *dig_port,
>  		return false;
>  
>  	intel_dp->reset_link_params = true;
> -	intel_dp->pps.vlv_pps_pipe = INVALID_PIPE;
> -	intel_dp->pps.vlv_active_pipe = INVALID_PIPE;
>  
>  	/* Preserve the current hw state. */
>  	intel_dp->DP = intel_de_read(dev_priv, intel_dp->output_reg);
> @@ -6871,8 +6869,10 @@ intel_dp_init_connector(struct intel_digital_port *dig_port,
>  	intel_dp_set_default_sink_rates(intel_dp);
>  	intel_dp_set_default_max_sink_lane_count(intel_dp);
>  
> -	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
> +	if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
> +		intel_dp->pps.vlv_pps_pipe = INVALID_PIPE;
>  		intel_dp->pps.vlv_active_pipe = vlv_active_pipe(intel_dp);
> +	}
>  
>  	intel_dp_aux_init(intel_dp);
>  	intel_connector->dp.dsc_decompression_aux = &intel_dp->aux;
> diff --git a/drivers/gpu/drm/i915/display/intel_pps.c b/drivers/gpu/drm/i915/display/intel_pps.c
> index b7c73842ea16..2fb32ac1b7cf 100644
> --- a/drivers/gpu/drm/i915/display/intel_pps.c
> +++ b/drivers/gpu/drm/i915/display/intel_pps.c
> @@ -472,16 +472,17 @@ void intel_pps_reset_all(struct intel_display *display)
>  	for_each_intel_dp(display->drm, encoder) {
>  		struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
>  
> -		drm_WARN_ON(display->drm,
> -			    intel_dp->pps.vlv_active_pipe != INVALID_PIPE);
> +		if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
> +			drm_WARN_ON(display->drm,
> +				    intel_dp->pps.vlv_active_pipe != INVALID_PIPE);
>  
>  		if (encoder->type != INTEL_OUTPUT_EDP)
>  			continue;
>  
> -		if (DISPLAY_VER(display) >= 9)
> -			intel_dp->pps.pps_reset = true;
> -		else
> +		if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv))
>  			intel_dp->pps.vlv_pps_pipe = INVALID_PIPE;
> +		else
> +			intel_dp->pps.pps_reset = true;

You are now setting that for all pre-skl except vlv/chv.

>  	}
>  }
>  
> -- 
> 2.39.2

-- 
Ville Syrjälä
Intel

  reply	other threads:[~2024-09-09 14:21 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2024-09-09 12:15 [PATCH v2 0/8] drm/i915/pps: hide VLV/CHV PPS pipe stuff inside intel_pps.c Jani Nikula
2024-09-09 12:15 ` [PATCH v2 1/8] drm/i915/pps: add vlv_ prefix to pps_pipe and active_pipe members Jani Nikula
2024-09-09 12:15 ` [PATCH v2 2/8] drm/i915/pps: only touch the vlv_ members on VLV/CHV Jani Nikula
2024-09-09 14:21   ` Ville Syrjälä [this message]
2024-09-09 18:31     ` Jani Nikula
2024-09-09 12:15 ` [PATCH v2 3/8] drm/i915/pps: add vlv_pps_pipe_init() Jani Nikula
2024-09-09 12:22   ` Jani Nikula
2024-09-09 12:15 ` [PATCH v2 4/8] drm/i915/pps: add vlv_pps_pipe_reset() Jani Nikula
2024-09-09 12:15 ` [PATCH v2 5/8] drm/i915/pps: add vlv_pps_port_disable() Jani Nikula
2024-09-09 12:15 ` [PATCH v2 6/8] drm/i915/pps: rename vlv_pps_init() to vlv_pps_port_enable() Jani Nikula
2024-09-09 14:27   ` Ville Syrjälä
2024-09-09 12:15 ` [PATCH v2 7/8] drm/i915/pps: add vlv_pps_backlight_initial_pipe() Jani Nikula
2024-09-09 12:15 ` [PATCH v2 8/8] drm/i915/pps: move vlv_active_pipe() to intel_pps.c Jani Nikula
2024-09-09 12:22 ` ✓ CI.Patch_applied: success for drm/i915/pps: hide VLV/CHV PPS pipe stuff inside intel_pps.c Patchwork
2024-09-09 12:22 ` ✓ CI.checkpatch: " Patchwork
2024-09-09 12:23 ` ✓ CI.KUnit: " Patchwork
2024-09-09 12:35 ` ✓ CI.Build: " Patchwork
2024-09-09 12:37 ` ✓ CI.Hooks: " Patchwork
2024-09-09 12:39 ` ✗ CI.checksparse: warning " Patchwork
2024-09-09 13:23 ` ✓ CI.BAT: success " Patchwork
2024-09-09 16:43 ` ✗ Fi.CI.SPARSE: warning for drm/i915/pps: hide VLV/CHV PPS pipe stuff inside intel_pps.c (rev2) Patchwork
2024-09-09 16:52 ` ✓ Fi.CI.BAT: success " Patchwork
2024-09-09 19:55 ` ✗ CI.FULL: failure for drm/i915/pps: hide VLV/CHV PPS pipe stuff inside intel_pps.c Patchwork
2024-09-10 20:37 ` ✗ Fi.CI.IGT: failure for drm/i915/pps: hide VLV/CHV PPS pipe stuff inside intel_pps.c (rev2) Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=Zt8EWvR4lkkNphHG@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=jani.nikula@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.