From: Shawn Guo <shawnguo2@yeah.net>
To: Richard Zhu <hongxing.zhu@nxp.com>
Cc: robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org,
shawnguo@kernel.org, l.stach@pengutronix.de,
devicetree@vger.kernel.org, linux-pci@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, kernel@pengutronix.de,
imx@lists.linux.dev
Subject: Re: [PATCH v5 0/4] Add dbi2 and atu for i.MX8M PCIe EP
Date: Wed, 4 Sep 2024 17:38:32 +0800 [thread overview]
Message-ID: <ZtgqmCbkD1ruZr4U@dragon> (raw)
In-Reply-To: <ZtMUbpBJscWlgkhW@dragon>
On Sat, Aug 31, 2024 at 09:02:38PM +0800, Shawn Guo wrote:
> On Tue, Aug 13, 2024 at 03:42:19PM +0800, Richard Zhu wrote:
> > v5 changes:
> > - Correct subject prefix.
> >
> > v4 changes:
> > - Add Frank's reviewed tag, and re-format the commit message.
> >
> > v3 changes:
> > - Refine the commit descriptions.
> >
> > v2 changes:
> > Thanks for Conor's comments.
> > - Place the new added properties at the end.
> >
> > Ideally, dbi2 and atu base addresses should be fetched from DT.
> > Add dbi2 and atu base addresses for i.MX8M PCIe EP here.
> >
> > [PATCH v5 1/4] dt-bindings: imx6q-pcie: Add reg-name "dbi2" and "atu"
> > [PATCH v5 2/4] arm64: dts: imx8mq: Add dbi2 and atu reg for i.MX8MQ
> > [PATCH v5 3/4] arm64: dts: imx8mp: Add dbi2 and atu reg for i.MX8MP
> > [PATCH v5 4/4] arm64: dts: imx8mm: Add dbi2 and atu reg for i.MX8MM
>
> Applied 3 DTS patches, thanks!
I have to take them out from my branch for now. Ping me when bindings
change gets applied.
Shawn
next prev parent reply other threads:[~2024-09-04 9:39 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-13 7:42 [PATCH v5 0/4] Add dbi2 and atu for i.MX8M PCIe EP Richard Zhu
2024-08-13 7:42 ` [PATCH v5 1/4] dt-bindings: imx6q-pcie: Add reg-name "dbi2" and "atu" for i.MX8M PCIe Endpoint Richard Zhu
2024-08-13 8:52 ` Krzysztof Kozlowski
2024-08-13 16:32 ` Rob Herring (Arm)
2024-08-14 1:49 ` Hongxing Zhu
2024-08-31 12:59 ` Shawn Guo
2024-09-02 2:08 ` Hongxing Zhu
2024-09-04 13:38 ` Frank Li
2024-09-06 6:31 ` Krzysztof Wilczyński
2024-10-09 15:00 ` Niklas Cassel
2024-10-10 2:17 ` Hongxing Zhu
2024-10-10 9:33 ` Niklas Cassel
2024-08-13 7:42 ` [PATCH v5 2/4] arm64: dts: imx8mq: Add dbi2 and atu reg for i.MX8MQ PCIe EP Richard Zhu
2024-08-13 8:54 ` Krzysztof Kozlowski
2024-08-13 8:55 ` Krzysztof Kozlowski
2024-08-13 7:42 ` [PATCH v5 3/4] arm64: dts: imx8mp: Add dbi2 and atu reg for i.MX8MP " Richard Zhu
2024-08-13 7:42 ` [PATCH v5 4/4] arm64: dts: imx8mm: Add dbi2 and atu reg for i.MX8MM " Richard Zhu
2024-08-31 13:02 ` [PATCH v5 0/4] Add dbi2 and atu for i.MX8M " Shawn Guo
2024-09-04 9:38 ` Shawn Guo [this message]
2024-09-09 1:43 ` Hongxing Zhu
2024-09-25 3:39 ` Hongxing Zhu
2024-09-25 3:45 ` Hongxing Zhu
2024-09-25 4:03 ` Hongxing Zhu
2024-10-08 8:30 ` Shawn Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZtgqmCbkD1ruZr4U@dragon \
--to=shawnguo2@yeah.net \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=hongxing.zhu@nxp.com \
--cc=imx@lists.linux.dev \
--cc=kernel@pengutronix.de \
--cc=krzk+dt@kernel.org \
--cc=l.stach@pengutronix.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=robh@kernel.org \
--cc=shawnguo@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.