All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <ZvrbdUrU+/L3H+CR@debug.ba.rivosinc.com>

diff --git a/a/1.txt b/N1/1.txt
index bfcf057..fe3bc65 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -11,7 +11,7 @@ On Fri, Sep 27, 2024 at 09:41:44PM +0800, Max Hsu wrote:
 >
 >This patch depends on patch "riscv: Per-thread envcfg CSR support" [1]
 >
->Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland at sifive.com/ [1]
+>Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland@sifive.com/ [1]
 >
 >Reviewed-by: Samuel Holland <samuel.holland@sifive.com>
 >Signed-off-by: Max Hsu <max.hsu@sifive.com>
diff --git a/a/content_digest b/N1/content_digest
index 31e27a6..adef93d 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,9 +1,24 @@
  "ref\020240927-dev-maxh-svukte-rebase-2-v2-0-9afe57c33aee@sifive.com\0"
  "ref\020240927-dev-maxh-svukte-rebase-2-v2-2-9afe57c33aee@sifive.com\0"
  "From\0Deepak Gupta <debug@rivosinc.com>\0"
- "Subject\0[PATCH RFC v2 2/3] riscv: Add Svukte extension support\0"
+ "Subject\0Re: [PATCH RFC v2 2/3] riscv: Add Svukte extension support\0"
  "Date\0Mon, 30 Sep 2024 10:10:13 -0700\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Max Hsu <max.hsu@sifive.com>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Rob Herring <robh@kernel.org>
+  Krzysztof Kozlowski <krzk+dt@kernel.org>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Albert Ou <aou@eecs.berkeley.edu>
+  Anup Patel <anup@brainfault.org>
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@sifive.com>
+  linux-riscv@lists.infradead.org
+  devicetree@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+ " Samuel Holland <samuel.holland@sifive.com>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Sep 27, 2024 at 09:41:44PM +0800, Max Hsu wrote:\n"
@@ -19,7 +34,7 @@
  ">\n"
  ">This patch depends on patch \"riscv: Per-thread envcfg CSR support\" [1]\n"
  ">\n"
- ">Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland at sifive.com/ [1]\n"
+ ">Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland@sifive.com/ [1]\n"
  ">\n"
  ">Reviewed-by: Samuel Holland <samuel.holland@sifive.com>\n"
  ">Signed-off-by: Max Hsu <max.hsu@sifive.com>\n"
@@ -94,4 +109,4 @@
  ">\n"
  >
 
-003fe8305a135787162367106a151a0f0e52f17dc88b3cc25b5c7857d72eacd3
+f5a237527f00307df6d55591b97cf4720832a4b6436a9257b80eb4fd0a0b819b

diff --git a/a/1.txt b/N2/1.txt
index bfcf057..8d5b423 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -11,7 +11,7 @@ On Fri, Sep 27, 2024 at 09:41:44PM +0800, Max Hsu wrote:
 >
 >This patch depends on patch "riscv: Per-thread envcfg CSR support" [1]
 >
->Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland at sifive.com/ [1]
+>Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland@sifive.com/ [1]
 >
 >Reviewed-by: Samuel Holland <samuel.holland@sifive.com>
 >Signed-off-by: Max Hsu <max.hsu@sifive.com>
@@ -85,3 +85,8 @@ Reviewed-by: Deepak Gupta <debug@rivosinc.com>
 >2.43.2
 >
 >
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N2/content_digest
index 31e27a6..7d22e12 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,9 +1,24 @@
  "ref\020240927-dev-maxh-svukte-rebase-2-v2-0-9afe57c33aee@sifive.com\0"
  "ref\020240927-dev-maxh-svukte-rebase-2-v2-2-9afe57c33aee@sifive.com\0"
  "From\0Deepak Gupta <debug@rivosinc.com>\0"
- "Subject\0[PATCH RFC v2 2/3] riscv: Add Svukte extension support\0"
+ "Subject\0Re: [PATCH RFC v2 2/3] riscv: Add Svukte extension support\0"
  "Date\0Mon, 30 Sep 2024 10:10:13 -0700\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0Max Hsu <max.hsu@sifive.com>\0"
+ "Cc\0Conor Dooley <conor@kernel.org>"
+  Rob Herring <robh@kernel.org>
+  Krzysztof Kozlowski <krzk+dt@kernel.org>
+  Paul Walmsley <paul.walmsley@sifive.com>
+  Palmer Dabbelt <palmer@dabbelt.com>
+  Albert Ou <aou@eecs.berkeley.edu>
+  Anup Patel <anup@brainfault.org>
+  Atish Patra <atishp@atishpatra.org>
+  Palmer Dabbelt <palmer@sifive.com>
+  linux-riscv@lists.infradead.org
+  devicetree@vger.kernel.org
+  linux-kernel@vger.kernel.org
+  kvm@vger.kernel.org
+  kvm-riscv@lists.infradead.org
+ " Samuel Holland <samuel.holland@sifive.com>\0"
  "\00:1\0"
  "b\0"
  "On Fri, Sep 27, 2024 at 09:41:44PM +0800, Max Hsu wrote:\n"
@@ -19,7 +34,7 @@
  ">\n"
  ">This patch depends on patch \"riscv: Per-thread envcfg CSR support\" [1]\n"
  ">\n"
- ">Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland at sifive.com/ [1]\n"
+ ">Link: https://lore.kernel.org/linux-riscv/20240814081126.956287-1-samuel.holland@sifive.com/ [1]\n"
  ">\n"
  ">Reviewed-by: Samuel Holland <samuel.holland@sifive.com>\n"
  ">Signed-off-by: Max Hsu <max.hsu@sifive.com>\n"
@@ -92,6 +107,11 @@
  ">-- \n"
  ">2.43.2\n"
  ">\n"
- >
+ ">\n"
+ "\n"
+ "_______________________________________________\n"
+ "linux-riscv mailing list\n"
+ "linux-riscv@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-003fe8305a135787162367106a151a0f0e52f17dc88b3cc25b5c7857d72eacd3
+ea7d71afd4824d63bbab675b9b050a172788618d930c336b4407889a4a7a6840

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.