From: Leo Liang <ycliang@andestech.com>
To: <trini@konsulko.com>
Cc: <u-boot@lists.denx.de>, <rick@andestech.com>, <ycliang@andestech.com>
Subject: [PULL] u-boot-riscv/next
Date: Tue, 3 Jun 2025 14:45:21 +0800 [thread overview]
Message-ID: <aD6aAdsMpatCgcIn@swlinux02> (raw)
Hi Tom,
The following changes since commit d45b1d4ac94710f88902adc2173d7930700e2869:
Merge tag 'u-boot-dfu-next-20250602' of https://source.denx.de/u-boot/custodians/u-boot-dfu into next (2025-06-02 08:43:10 -0600)
are available in the Git repository at:
https://source.denx.de/u-boot/custodians/u-boot-riscv.git next
for you to fetch changes up to b911af6d60d3be570469b92df751874dc376336b:
MAINTAINERS: riscv: cpu: th1520: Assign myself as maintainer (2025-06-03 14:17:46 +0800)
CI result shows no issue: https://source.denx.de/u-boot/custodians/u-boot-riscv/-/pipelines/26483
----------------------------------------------------------------
- board: Convert Lichee Pi 4A to use S-Mode proper U-Boot
- RISC-V: configs: Raise SPL_SYS_MALLOC_SIZE to 8 MiB
- driver: Add SD card support to the Beagle-V-Fire
- MAINTAINERS: Add Yao Zi as maintainer for th1520
----------------------------------------------------------------
Eoin Dickson (2):
gpio: add PolarFire SoC GPIO and Core GPIO driver
spi: coreqspi: add xfer function for PolarFire SoC
Heinrich Schuchardt (1):
configs: raise SPL_SYS_MALLOC_SIZE to 8 MiB on RISC-V
Yao Zi (6):
riscv: cpu: th1520: Build spl.c for SPL only
riscv: cpu: th1520: Support cache enabling/disabling in M mode only
riscv: dts: th1520: Prepare binman configuration for loading OpenSBI
board: thead: licheepi4a: Run proper U-Boot in S-Mode
doc: thead: lpi4a: Update for S-Mode proper U-Boot support
MAINTAINERS: riscv: cpu: th1520: Assign myself as maintainer
MAINTAINERS | 7 ++
arch/riscv/cpu/th1520/Makefile | 2 +-
arch/riscv/cpu/th1520/cache.c | 2 +
arch/riscv/dts/thead-th1520-binman.dtsi | 32 +++++-
common/spl/Kconfig | 2 +-
configs/starfive_visionfive2_defconfig | 1 -
configs/th1520_lpi4a_defconfig | 2 +-
configs/xilinx_mbv32_defconfig | 1 -
configs/xilinx_mbv32_smode_defconfig | 1 -
configs/xilinx_mbv64_defconfig | 1 -
configs/xilinx_mbv64_smode_defconfig | 1 -
doc/board/thead/lpi4a.rst | 125 ++++++--------------
drivers/gpio/Kconfig | 5 +
drivers/gpio/Makefile | 1 +
drivers/gpio/mpfs_gpio.c | 198 ++++++++++++++++++++++++++++++++
drivers/spi/microchip_coreqspi.c | 113 +++++++++++++++++-
16 files changed, 391 insertions(+), 103 deletions(-)
create mode 100644 drivers/gpio/mpfs_gpio.c
Best regards,
Leo
next reply other threads:[~2025-06-03 6:45 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-03 6:45 Leo Liang [this message]
2025-06-05 20:05 ` [PULL] u-boot-riscv/next Tom Rini
2025-06-08 2:37 ` Yao Zi
2025-06-09 8:04 ` Leo Liang
2025-06-30 12:02 ` Leo Liang
-- strict thread matches above, loose matches on Subject: below --
2024-09-12 6:39 Leo Liang
2024-09-12 17:44 ` Tom Rini
2023-09-21 1:28 Leo Liang
2023-09-21 19:56 ` Tom Rini
2022-09-26 7:39 Leo Liang
2022-09-27 12:53 ` Tom Rini
2021-06-16 7:44 Leo Liang
2021-06-16 8:07 ` Bin Meng
2021-06-16 8:28 ` Leo Liang
2021-06-16 12:06 ` Tom Rini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aD6aAdsMpatCgcIn@swlinux02 \
--to=ycliang@andestech.com \
--cc=rick@andestech.com \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.