From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37BED1EBA19 for ; Tue, 8 Jul 2025 12:45:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751978710; cv=none; b=fxw5M5PtJHrc/vQD+sLQpSlBy0ohzpN51FQTscJp1owxfSJa6k0aXY87FXawnNuYac1AQaOBtdei3VGFqllfvMTHss+xL6aQ5ahxHwULpoAkoUyYk7fzVd2UFovdGk/hFvsQDvH0E1Yd/Me7zXzs/rxgV+3pJHSVKQqqeKITLvg= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751978710; c=relaxed/simple; bh=PrMif7A4waUUO/8zymvsAbxmCEW+4TlTVpQ5YZDfPm0=; h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=qTqzqY4dzS1vl3084eOZ9HUUKGYr6Bk/7dma4jXpj9lo6ZQkm1sE4azKRy0cnJWawaW+2kJzuj6ygW3XWu8xt/9RkGeWMdllMYfOk3vY7btrcykkiY98Oam/7VUwBaMqP3eb9pAinKkzkNgLFvDZXwF2pJUMYG368IXMNtOFWOk= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ffwll.ch; spf=none smtp.mailfrom=ffwll.ch; dkim=pass (1024-bit key) header.d=ffwll.ch header.i=@ffwll.ch header.b=SH7TVqyc; arc=none smtp.client-ip=209.85.128.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=ffwll.ch Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=ffwll.ch Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ffwll.ch header.i=@ffwll.ch header.b="SH7TVqyc" Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-454aaade1fbso48485055e9.3 for ; Tue, 08 Jul 2025 05:45:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ffwll.ch; s=google; t=1751978706; x=1752583506; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=vjdMSQ1z/65j/NNW0dXk2q7xYAd8LmTZPg5lCkKxTcE=; b=SH7TVqycE3gKHYHOHNgEuRVSjhs6WOxhR7XlXGS+352TGzRwqBAoi6lzy2hKDkTaRG zfMhcs2wS1+UVxjhjum47ucR8kG8C1jDyvyOcjLH6/n4zyLTEtXQhpkijwOmmrg5wiPD SQKB4UYUZzi4WaqIWNzpjIjW/Ut1cR1EfX5EA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751978706; x=1752583506; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=vjdMSQ1z/65j/NNW0dXk2q7xYAd8LmTZPg5lCkKxTcE=; b=oItYUxkyUhlgxlzW1o/JiZNoHfkEAQXxSLhKoXueHwHp8ztltorEzbJcksJ88l5mqH V81GXB7sAFPT49Ai9PP9s/XiFXVpMD3eoSmFobCfTAVLrWHnsNbTyB0nqwCR6zVLVkjj h8Xxmk/v7lQV/JWNQHHAkb3z5jR7OysovNQJ6Lx2GfatZgY7AnL4FesmFDAqmnABMz3Z khGV6brGc6HzGpBeJVopna4/HwkBXPAPg1ocArnYmZyDIUp+35++7EeBx6QTl4xFYxuh j97VB15JO1oGv45EECDXTlQtJw5SplYaFy+xhAHrBBVf6MXcztRr0RLMexKFoQwBhfIQ OWww== X-Forwarded-Encrypted: i=1; AJvYcCW1xcwYMiPa8D8iiSQO7IkNOrHwVK9qTegtTWMq9r1oZwgCS9CkChgHiQchc5UcpClK5wieoX0CUI5pfngL@vger.kernel.org X-Gm-Message-State: AOJu0Yw5iqCzHAZiMjqYnR0gTkSFiM9YJaG/uU3qfuU2xbFBVDPSqZ+f 3A8Xz64FCnE4wIc9shNP+Hbp8NL2uBjDeVeweVvex9reb3Ntvg1g7MbGOEXpLpXSBw4= X-Gm-Gg: ASbGnctEo+CpcYT4m/Ywky6A3A765Io1paJDV4DUvpOLrD/sSB7+7DiyjXhkKIrv26Y m+GlnZzOdlEQLGUiouzITpk64UjUycv3zYcb2bosCQcuPs8WhGXGpDxHy1jQ+wLhjqGF0rnW9cx RicFmQ8XtpbpbU0LEjdyKE2D+Qyf3On3l614g8Z+KEOaZfJ1ccMc6EFoKu1zfd6YlbXOdvjOkSx DTbyIkT5SPNvrQjB0nfjfx8yTsPfxVuI4ryPIYdlMeymoW5d+6Brt6KXC/l15mrn/8tboaWwCAm ZGBWMsAKBNWXXjE1fJCRc8wVClb6MssaFyfXYTmWPkzZoeYoXQWcaw3wQMD6nyXOIaoZApvVxf+ fiTPzZbKS X-Google-Smtp-Source: AGHT+IFtbGJDuB7zcu0cbT7+AsWIgDjvICZqi7OOf46JWpunWudowXVgnKDL2iliPE3zM2xx0DKTDA== X-Received: by 2002:a05:600c:8b64:b0:43c:fdbe:4398 with SMTP id 5b1f17b1804b1-454b4e6e641mr130740035e9.6.1751978706001; Tue, 08 Jul 2025 05:45:06 -0700 (PDT) Received: from phenom.ffwll.local ([2a02:168:57f4:0:5485:d4b2:c087:b497]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-3b470d9e470sm12734531f8f.41.2025.07.08.05.45.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 08 Jul 2025 05:45:05 -0700 (PDT) Date: Tue, 8 Jul 2025 14:45:03 +0200 From: Simona Vetter To: Robin Clark Cc: David Airlie , Simona Vetter , "open list:DRM DRIVER for Qualcomm Adreno GPUs" , "open list:DRM DRIVER for Qualcomm Adreno GPUs" , "open list:DRM DRIVER for Qualcomm Adreno GPUs" , Dmitry Baryshkov , Akhil P Oommen , Connor Abbott , Antonino Maniscalco , Krzysztof Kozlowski , Konrad Dybcio Subject: Re: [pull] drm/msm: drm-msm-next-2025-07-05 for v6.17 Message-ID: References: Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Operating-System: Linux phenom 6.12.30-amd64 On Sat, Jul 05, 2025 at 01:44:40PM -0700, Robin Clark wrote: > Hi Dave, Simona, > > Pull for v6.17 as described below. A bit larger this time, bringing > in VM_BIND support, x1-45 support, x1-85 speedbin support, and sm8750 > kms support. > > The following changes since commit f41830c57bb8e70e283b9db251c95f1270a8279d: > > Merge tag 'drm-misc-next-2025-06-26' of > https://gitlab.freedesktop.org/drm/misc/kernel into drm-next > (2025-06-27 09:58:05 +1000) > > are available in the Git repository at: > > https://gitlab.freedesktop.org/drm/msm.git tags/drm-msm-next-2025-07-05 > > for you to fetch changes up to 8290d37ad2b087bbcfe65fa5bcaf260e184b250a: > > drm/msm: Small function param doc fix (2025-07-05 09:59:12 -0700) dim noticed a small copypaste issue, but I ignored that: dim: 8a48e35becb2 ("drm/msm/dsi/dsi_phy_10nm: Fix missing initial VCO rate"): Subject in fixes line doesn't match referenced commit: dim: a4ccc37693a2 ("drm/msm/dsi_pll_10nm: restore VCO rate during Pulled into drm-next, thanks. -Sima > > ---------------------------------------------------------------- > Updates for v6.17 > > CI: > - uprev mesa and ci-templates > - use shallow clone to speed up build jobs > - remove sdm845/cheza jobs. These runners are no more (RIP > dear chezas) > - fix runner tag for i915 cml runners > - uprev igt to pull in msm test fixes > > Core: > - VM_BIND support! > - single source of truth for UBWC configuration. Adds a global soc > driver for UBWC config which is used from display and GPU. (And > later vidc/camera/etc) > - Decouple ties between GPU and KMS, adding a `separate_gpu_kms` > modparam to allow the GPU and KMS to bind to separate DRM devices. > This should better deal with more exotic SoC configurations where > the number of GPUs is different from number of DPUs. The default > behavior is to still come up as a single unified DRM device to > avoid surprising userspace. > > DP: > - major rework of the I/O accessors > > DPU: > - use version checks instead of feature bits > - SM8750 support > - set min_prefill_lines for SC8180X > > DSI: > - SM8750 support > > GPU: > - speedbin support for X1-85 > - X1-45 support > > MDSS: > - SM8750 support > > ---------------------------------------------------------------- > Akhil P Oommen (4): > drm/msm/adreno: Add speedbin support for X1-85 > dt-bindings: power: qcom,rpmpd: add Turbo L5 corner > dt-bindings: opp: adreno: Update regex of OPP entry > drm/msm/adreno: Add Adreno X1-45 support > > Connor Abbott (5): > drm/msm: Don't use a worker to capture fault devcoredump > drm/msm: Delete resume_translation() > drm/msm: Temporarily disable stall-on-fault after a page fault > drm/msm: Fix CP_RESET_CONTEXT_STATE bitfield names > drm/msm/a7xx: Call CP_RESET_CONTEXT_STATE > > Dmitry Baryshkov (51): > drm/msm/dpu: stop passing mdss_ver to setup_timing_gen() > drm/msm/dpu: drop INTF_SC7280_MASK > drm/msm/dpu: inline _setup_ctl_ops() > drm/msm/dpu: inline _setup_dsc_ops() > drm/msm/dpu: inline _setup_dspp_ops() > drm/msm/dpu: inline _setup_mixer_ops() > drm/msm/dpu: remove DSPP_SC7180_MASK > drm/msm/dpu: get rid of DPU_CTL_HAS_LAYER_EXT4 > drm/msm/dpu: get rid of DPU_CTL_ACTIVE_CFG > drm/msm/dpu: get rid of DPU_CTL_FETCH_ACTIVE > drm/msm/dpu: get rid of DPU_CTL_DSPP_SUB_BLOCK_FLUSH > drm/msm/dpu: get rid of DPU_CTL_VM_CFG > drm/msm/dpu: get rid of DPU_DATA_HCTL_EN > drm/msm/dpu: get rid of DPU_INTF_STATUS_SUPPORTED > drm/msm/dpu: get rid of DPU_INTF_INPUT_CTRL > drm/msm/dpu: get rid of DPU_PINGPONG_DSC > drm/msm/dpu: get rid of DPU_PINGPONG_DITHER > drm/msm/dpu: get rid of DPU_MDP_VSYNC_SEL > drm/msm/dpu: get rid of DPU_MDP_PERIPH_0_REMOVED > drm/msm/dpu: get rid of DPU_MDP_AUDIO_SELECT > drm/msm/dpu: get rid of DPU_MIXER_COMBINED_ALPHA > drm/msm/dpu: get rid of DPU_DIM_LAYER > drm/msm/dpu: get rid of DPU_DSC_HW_REV_1_2 > drm/msm/dpu: get rid of DPU_DSC_OUTPUT_CTRL > drm/msm/dpu: get rid of DPU_WB_INPUT_CTRL > drm/msm/dpu: get rid of DPU_SSPP_QOS_8LVL > drm/msm/dpu: drop unused MDP TOP features > drm/msm/dpu: drop ununused PINGPONG features > drm/msm/dpu: drop ununused MIXER features > drm/msm/dpu: move features out of the DPU_HW_BLK_INFO > drm/msm/dp: split MMSS_DP_DSC_DTO register write to a separate function > drm/msm/dp: read hw revision only once > drm/msm/dp: pull I/O data out of msm_dp_catalog_private() > drm/msm/dp: move I/O functions to global header > drm/msm/dp: move/inline AUX register functions > drm/msm/dp: move/inline panel related functions > drm/msm/dp: move/inline audio related functions > drm/msm/dp: move/inline ctrl register functions > drm/msm/dp: move more AUX functions to dp_aux.c > drm/msm/dp: move interrupt handling to dp_ctrl > drm/msm/dp: drop the msm_dp_catalog module > drm/msm: move wq handling to KMS code > drm/msm: move helper calls to msm_kms.c > drm/msm/mdp4: get rid of mdp4_crtc.id > drm/msm: get rid of msm_drm_private::num_crtcs > drm/msm: move KMS driver data to msm_kms > drm/msm: make it possible to disable KMS-related code. > drm/msm: bail out late_init_minor() if it is not a GPU device > drm/msm: rearrange symbol selection > drm/msm: rework binding of Imageon GPUs > drm/msm: enable separate binding of GPU and display devices > > James A. MacInnes (2): > drm/msm/dp: Disable wide bus support for SDM845 > drm/msm/disp: Correct porch timing for SDM845 > > Konrad Dybcio (15): > drm/msm/dpu: Fill in min_prefill_lines for SC8180X > soc: qcom: Add UBWC config provider > drm/msm: Offset MDSS HBB value by 13 > drm/msm: Use the central UBWC config database > drm/msm/a6xx: Get a handle to the common UBWC config > drm/msm/a6xx: Resolve the meaning of AMSBC > drm/msm/a6xx: Simplify uavflagprd_inv detection > drm/msm/a6xx: Resolve the meaning of UBWC_MODE > drm/msm/a6xx: Replace '2' with BIT(1) in level2_swizzling_dis calc > drm/msm/a6xx: Resolve the meaning of rgb565_predicator > drm/msm/a6xx: Simplify min_acc_len calculation > soc: qcom: ubwc: Fix SM6125's ubwc_swizzle value > soc: qcom: ubwc: Add #defines for UBWC swizzle bits > soc: qcom: ubwc: Fill in UBWC swizzle cfg for platforms that lack one > drm/msm/adreno: Switch to the common UBWC config struct > > Krzysztof Kozlowski (14): > drm/msm/dsi/dsi_phy_10nm: Fix missing initial VCO rate > dt-bindings: display/msm: dsi-phy-7nm: Add SM8750 > dt-bindings: display/msm: dsi-controller-main: Add SM8750 > dt-bindings: display/msm: dp-controller: Add SM8750 > dt-bindings: display/msm: qcom,sm8650-dpu: Add SM8750 > dt-bindings: display/msm: qcom,sm8750-mdss: Add SM8750 > drm/msm/dsi/phy: Add support for SM8750 > drm/msm/dsi: Add support for SM8750 > drm/msm/dpu: Add support for SM8750 > drm/msm/dpu: Consistently use u32 instead of uint32_t > drm/msm/dpu: Implement 10-bit color alpha for v12.0 DPU > drm/msm/dpu: Implement CTL_PIPE_ACTIVE for v12.0 DPU > drm/msm/dpu: Implement LM crossbar for v12.0 DPU > drm/msm/mdss: Add support for SM8750 > > Randy Dunlap (1): > drm/msm/dp: add linux/io.h header to fix build errors > > Rob Clark (55): > drm/msm: Fix a fence leak in submit error path > drm/msm: Fix another leak in the submit error path > drm/msm: Rename add_components_mdp() > drm/msm/adreno: Pass device_node to find_chipid() > drm/msm/adreno: Check for recognized GPU before bind > drm/msm: Fix inverted WARN_ON() logic > Merge remote-tracking branch 'drm/drm-next' into msm-next > drm/ci: Remove sdm845/cheza jobs > drm/ci: Uprev igt > drm/gpuvm: Fix doc comments > drm/gpuvm: Add locking helpers > drm/gem: Add ww_acquire_ctx support to drm_gem_lru_scan() > drm/msm: Rename msm_file_private -> msm_context > drm/msm: Improve msm_context comments > drm/msm: Rename msm_gem_address_space -> msm_gem_vm > drm/msm: Remove vram carveout support > drm/msm: Collapse vma allocation and initialization > drm/msm: Collapse vma close and delete > drm/msm: Don't close VMAs on purge > drm/msm: Stop passing vm to msm_framebuffer > drm/msm: Refcount framebuffer pins > drm/msm: drm_gpuvm conversion > drm/msm: Convert vm locking > drm/msm: Use drm_gpuvm types more > drm/msm: Split out helper to get iommu prot flags > drm/msm: Add mmu support for non-zero offset > drm/msm: Add PRR support > drm/msm: Rename msm_gem_vma_purge() -> _unmap() > drm/msm: Drop queued submits on lastclose() > drm/msm: Lazily create context VM > drm/msm: Add opt-in for VM_BIND > drm/msm: Mark VM as unusable on GPU hangs > drm/msm: Add _NO_SHARE flag > drm/msm: Crashdump prep for sparse mappings > drm/msm: rd dumping prep for sparse mappings > drm/msm: Crashdump support for sparse > drm/msm: rd dumping support for sparse > drm/msm: Extract out syncobj helpers > drm/msm: Use DMA_RESV_USAGE_BOOKKEEP/KERNEL > drm/msm: Add VM_BIND submitqueue > drm/msm: Support IO_PGTABLE_QUIRK_NO_WARN_ON > drm/msm: Support pgtable preallocation > drm/msm: Split out map/unmap ops > drm/msm: Add VM_BIND ioctl > drm/msm: Add VM logging for VM_BIND updates > drm/msm: Add VMA unmap reason > drm/msm: Add mmu prealloc tracepoint > drm/msm: use trylock for debugfs > drm/msm: Bump UAPI version > drm/msm: Defer VMA unmap for fb unpins > drm/msm: Add VM_BIND throttling > drm/msm: Update register xml > drm/msm: Clean up split driver features > drm/msm: Take the ioctls away from the KMS-only driver > drm/msm: Small function param doc fix > > Ryan Eatmon (1): > drivers: gpu: drm: msm: registers: improve reproducibility > > Vignesh Raman (3): > drm/ci: python-artifacts: use shallow clone > drm/ci: uprev mesa and ci-templates > drm/ci: i915: cml: Fix the runner tag > > Yuan Chen (1): > drm/msm: Add error handling for krealloc in metadata setup > > .../bindings/display/msm/dp-controller.yaml | 4 + > .../bindings/display/msm/dsi-controller-main.yaml | 54 +- > .../bindings/display/msm/dsi-phy-7nm.yaml | 1 + > .../bindings/display/msm/qcom,sm8650-dpu.yaml | 1 + > .../bindings/display/msm/qcom,sm8750-mdss.yaml | 470 +++ > .../bindings/opp/opp-v2-qcom-adreno.yaml | 2 +- > drivers/gpu/drm/ci/build-igt.sh | 2 +- > drivers/gpu/drm/ci/build.sh | 17 +- > drivers/gpu/drm/ci/build.yml | 10 +- > drivers/gpu/drm/ci/container.yml | 30 +- > drivers/gpu/drm/ci/gitlab-ci.yml | 52 +- > drivers/gpu/drm/ci/igt_runner.sh | 1 + > drivers/gpu/drm/ci/image-tags.yml | 20 +- > drivers/gpu/drm/ci/lava-submit.sh | 6 +- > drivers/gpu/drm/ci/test.yml | 47 +- > .../xfails/msm-sc7180-trogdor-kingoftown-skips.txt | 5 + > .../msm-sc7180-trogdor-lazor-limozeen-skips.txt | 5 + > drivers/gpu/drm/ci/xfails/msm-sdm845-fails.txt | 29 - > drivers/gpu/drm/ci/xfails/msm-sdm845-flakes.txt | 139 - > drivers/gpu/drm/ci/xfails/msm-sdm845-skips.txt | 350 -- > drivers/gpu/drm/drm_gem.c | 14 +- > drivers/gpu/drm/drm_gpuvm.c | 132 +- > drivers/gpu/drm/msm/Kconfig | 36 +- > drivers/gpu/drm/msm/Makefile | 26 +- > drivers/gpu/drm/msm/adreno/a2xx_gpu.c | 25 +- > drivers/gpu/drm/msm/adreno/a2xx_gpummu.c | 10 +- > drivers/gpu/drm/msm/adreno/a3xx_gpu.c | 17 +- > drivers/gpu/drm/msm/adreno/a4xx_gpu.c | 17 +- > drivers/gpu/drm/msm/adreno/a5xx_debugfs.c | 4 +- > drivers/gpu/drm/msm/adreno/a5xx_gpu.c | 44 +- > drivers/gpu/drm/msm/adreno/a5xx_power.c | 2 +- > drivers/gpu/drm/msm/adreno/a5xx_preempt.c | 10 +- > drivers/gpu/drm/msm/adreno/a6xx_catalog.c | 48 +- > drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 32 +- > drivers/gpu/drm/msm/adreno/a6xx_gmu.h | 2 +- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 205 +- > drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 4 + > drivers/gpu/drm/msm/adreno/a6xx_gpu_state.c | 8 +- > drivers/gpu/drm/msm/adreno/a6xx_gpu_state.h | 2 +- > drivers/gpu/drm/msm/adreno/a6xx_preempt.c | 12 +- > drivers/gpu/drm/msm/adreno/adreno_device.c | 82 +- > .../gpu/drm/msm/adreno/adreno_gen7_9_0_snapshot.h | 4 +- > drivers/gpu/drm/msm/adreno/adreno_gpu.c | 154 +- > drivers/gpu/drm/msm/adreno/adreno_gpu.h | 69 +- > .../drm/msm/disp/dpu1/catalog/dpu_10_0_sm8650.h | 49 +- > .../drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h | 494 +++ > .../drm/msm/disp/dpu1/catalog/dpu_1_14_msm8937.h | 2 - > .../drm/msm/disp/dpu1/catalog/dpu_1_15_msm8917.h | 2 - > .../drm/msm/disp/dpu1/catalog/dpu_1_16_msm8953.h | 2 - > .../drm/msm/disp/dpu1/catalog/dpu_1_7_msm8996.h | 7 - > .../drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h | 7 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_3_2_sdm660.h | 7 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_3_3_sdm630.h | 4 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h | 17 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_4_1_sdm670.h | 11 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 39 +- > .../drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 44 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_2_sm7150.h | 29 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_3_sm6150.h | 19 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_4_sm6125.h | 16 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 38 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 14 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 5 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_4_sm6350.h | 16 +- > .../drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 5 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_9_sm6375.h | 6 - > .../gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 40 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h | 22 +- > .../drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 46 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 43 +- > .../drm/msm/disp/dpu1/catalog/dpu_8_4_sa8775p.h | 49 +- > .../gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 43 +- > .../drm/msm/disp/dpu1/catalog/dpu_9_1_sar2130p.h | 43 +- > .../drm/msm/disp/dpu1/catalog/dpu_9_2_x1e80100.h | 48 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_crtc.c | 61 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 22 +- > .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c | 3 +- > .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys_vid.c | 19 +- > .../gpu/drm/msm/disp/dpu1/dpu_encoder_phys_wb.c | 18 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_formats.c | 20 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_formats.h | 3 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 71 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 103 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 145 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.h | 21 + > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.c | 21 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.h | 3 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc_1_2.c | 5 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dspp.c | 10 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.c | 14 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_intf.h | 5 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c | 224 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.h | 21 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_merge3d.c | 5 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c | 4 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c | 11 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.h | 6 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c | 11 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_hw_wb.c | 2 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 65 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.h | 2 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c | 25 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_plane.h | 2 - > drivers/gpu/drm/msm/disp/dpu1/dpu_rm.c | 10 +- > drivers/gpu/drm/msm/disp/dpu1/dpu_rm.h | 2 +- > drivers/gpu/drm/msm/disp/mdp4/mdp4_crtc.c | 15 +- > drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.c | 41 +- > drivers/gpu/drm/msm/disp/mdp4/mdp4_kms.h | 2 +- > drivers/gpu/drm/msm/disp/mdp4/mdp4_plane.c | 18 +- > drivers/gpu/drm/msm/disp/mdp5/mdp5_crtc.c | 6 +- > drivers/gpu/drm/msm/disp/mdp5/mdp5_kms.c | 36 +- > drivers/gpu/drm/msm/disp/mdp5/mdp5_plane.c | 18 +- > drivers/gpu/drm/msm/disp/msm_disp_snapshot_util.c | 12 +- > drivers/gpu/drm/msm/dp/dp_audio.c | 130 +- > drivers/gpu/drm/msm/dp/dp_audio.h | 7 +- > drivers/gpu/drm/msm/dp/dp_aux.c | 216 +- > drivers/gpu/drm/msm/dp/dp_aux.h | 15 +- > drivers/gpu/drm/msm/dp/dp_catalog.c | 1298 ------- > drivers/gpu/drm/msm/dp/dp_catalog.h | 113 - > drivers/gpu/drm/msm/dp/dp_ctrl.c | 607 +++- > drivers/gpu/drm/msm/dp/dp_ctrl.h | 19 +- > drivers/gpu/drm/msm/dp/dp_debug.c | 5 +- > drivers/gpu/drm/msm/dp/dp_display.c | 163 +- > drivers/gpu/drm/msm/dp/dp_link.c | 1 + > drivers/gpu/drm/msm/dp/dp_panel.c | 258 +- > drivers/gpu/drm/msm/dp/dp_panel.h | 13 +- > drivers/gpu/drm/msm/dp/dp_reg.h | 19 + > drivers/gpu/drm/msm/dsi/dsi.c | 4 +- > drivers/gpu/drm/msm/dsi/dsi.h | 2 + > drivers/gpu/drm/msm/dsi/dsi_cfg.c | 14 + > drivers/gpu/drm/msm/dsi/dsi_cfg.h | 1 + > drivers/gpu/drm/msm/dsi/dsi_host.c | 75 +- > drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 + > drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + > drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c | 7 + > drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c | 79 +- > drivers/gpu/drm/msm/hdmi/hdmi.c | 9 +- > drivers/gpu/drm/msm/msm_debugfs.c | 129 +- > drivers/gpu/drm/msm/msm_drv.c | 381 +-- > drivers/gpu/drm/msm/msm_drv.h | 84 +- > drivers/gpu/drm/msm/msm_fb.c | 33 +- > drivers/gpu/drm/msm/msm_fbdev.c | 2 +- > drivers/gpu/drm/msm/msm_gem.c | 536 ++- > drivers/gpu/drm/msm/msm_gem.h | 296 +- > drivers/gpu/drm/msm/msm_gem_prime.c | 65 + > drivers/gpu/drm/msm/msm_gem_shrinker.c | 104 +- > drivers/gpu/drm/msm/msm_gem_submit.c | 327 +- > drivers/gpu/drm/msm/msm_gem_vma.c | 1514 ++++++++- > drivers/gpu/drm/msm/msm_gpu.c | 228 +- > drivers/gpu/drm/msm/msm_gpu.h | 153 +- > drivers/gpu/drm/msm/msm_gpu_trace.h | 14 + > drivers/gpu/drm/msm/msm_iommu.c | 314 +- > drivers/gpu/drm/msm/msm_kms.c | 59 +- > drivers/gpu/drm/msm/msm_kms.h | 48 +- > drivers/gpu/drm/msm/msm_mdss.c | 331 +- > drivers/gpu/drm/msm/msm_mdss.h | 28 - > drivers/gpu/drm/msm/msm_mmu.h | 40 +- > drivers/gpu/drm/msm/msm_rd.c | 62 +- > drivers/gpu/drm/msm/msm_ringbuffer.c | 10 +- > drivers/gpu/drm/msm/msm_submitqueue.c | 96 +- > drivers/gpu/drm/msm/msm_syncobj.c | 172 + > drivers/gpu/drm/msm/msm_syncobj.h | 37 + > drivers/gpu/drm/msm/registers/adreno/a6xx.xml | 3582 ++++---------------- > .../drm/msm/registers/adreno/a6xx_descriptors.xml | 198 ++ > .../gpu/drm/msm/registers/adreno/a6xx_enums.xml | 383 +++ > .../drm/msm/registers/adreno/a6xx_perfcntrs.xml | 600 ++++ > .../gpu/drm/msm/registers/adreno/a7xx_enums.xml | 223 ++ > .../drm/msm/registers/adreno/a7xx_perfcntrs.xml | 1030 ++++++ > .../gpu/drm/msm/registers/adreno/adreno_pm4.xml | 305 +- > .../gpu/drm/msm/registers/display/dsi_phy_7nm.xml | 14 + > drivers/gpu/drm/msm/registers/gen_header.py | 8 +- > drivers/soc/qcom/Kconfig | 8 + > drivers/soc/qcom/Makefile | 1 + > drivers/soc/qcom/ubwc_config.c | 282 ++ > include/drm/drm_gem.h | 10 +- > include/drm/drm_gpuvm.h | 8 + > include/dt-bindings/power/qcom-rpmpd.h | 1 + > include/linux/soc/qcom/ubwc.h | 75 + > include/uapi/drm/msm_drm.h | 149 +- > 179 files changed, 11379 insertions(+), 8072 deletions(-) > create mode 100644 > Documentation/devicetree/bindings/display/msm/qcom,sm8750-mdss.yaml > delete mode 100644 drivers/gpu/drm/ci/xfails/msm-sdm845-fails.txt > delete mode 100644 drivers/gpu/drm/ci/xfails/msm-sdm845-flakes.txt > delete mode 100644 drivers/gpu/drm/ci/xfails/msm-sdm845-skips.txt > create mode 100644 drivers/gpu/drm/msm/disp/dpu1/catalog/dpu_12_0_sm8750.h > delete mode 100644 drivers/gpu/drm/msm/dp/dp_catalog.c > delete mode 100644 drivers/gpu/drm/msm/dp/dp_catalog.h > delete mode 100644 drivers/gpu/drm/msm/msm_mdss.h > create mode 100644 drivers/gpu/drm/msm/msm_syncobj.c > create mode 100644 drivers/gpu/drm/msm/msm_syncobj.h > create mode 100644 drivers/gpu/drm/msm/registers/adreno/a6xx_descriptors.xml > create mode 100644 drivers/gpu/drm/msm/registers/adreno/a6xx_enums.xml > create mode 100644 drivers/gpu/drm/msm/registers/adreno/a6xx_perfcntrs.xml > create mode 100644 drivers/gpu/drm/msm/registers/adreno/a7xx_enums.xml > create mode 100644 drivers/gpu/drm/msm/registers/adreno/a7xx_perfcntrs.xml > create mode 100644 drivers/soc/qcom/ubwc_config.c > create mode 100644 include/linux/soc/qcom/ubwc.h -- Simona Vetter Software Engineer, Intel Corporation http://blog.ffwll.ch