From: "Russell King (Oracle)" <linux@armlinux.org.uk>
To: weishangjuan@eswincomputing.com
Cc: andrew+netdev@lunn.ch, davem@davemloft.net, edumazet@google.com,
kuba@kernel.org, robh@kernel.org, krzk+dt@kernel.org,
conor+dt@kernel.org, netdev@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
mcoquelin.stm32@gmail.com, alexandre.torgue@foss.st.com,
yong.liang.choong@linux.intel.com, vladimir.oltean@nxp.com,
jszhang@kernel.org, jan.petrous@oss.nxp.com,
prabhakar.mahadev-lad.rj@bp.renesas.com, inochiama@gmail.com,
boon.khai.ng@altera.com, dfustini@tenstorrent.com,
0x1207@gmail.com, linux-stm32@st-md-mailman.stormreply.com,
linux-arm-kernel@lists.infradead.org, ningyu@eswincomputing.com,
linmin@eswincomputing.com, lizhi2@eswincomputing.com
Subject: Re: [PATCH v3 2/2] ethernet: eswin: Add eic7700 ethernet driver
Date: Thu, 3 Jul 2025 13:02:59 +0100 [thread overview]
Message-ID: <aGZxc-9C0rPVMsGH@shell.armlinux.org.uk> (raw)
In-Reply-To: <20250703092015.1200-1-weishangjuan@eswincomputing.com>
On Thu, Jul 03, 2025 at 05:20:15PM +0800, weishangjuan@eswincomputing.com wrote:
> +static void eic7700_qos_fix_speed(void *priv, int speed, u32 mode)
> +{
> + struct eic7700_qos_priv *dwc_priv = priv;
> + int i;
> +
> + switch (speed) {
> + case SPEED_1000:
> + for (i = 0; i < 3; i++)
> + regmap_write(dwc_priv->hsp_regmap,
> + dwc_priv->dly_hsp_reg[i],
> + dwc_priv->dly_param_1000m[i]);
> + break;
> + case SPEED_100:
> + for (i = 0; i < 3; i++) {
> + regmap_write(dwc_priv->hsp_regmap,
> + dwc_priv->dly_hsp_reg[i],
> + dwc_priv->dly_param_100m[i]);
> + }
The other two instances don't have the curley braces, why does this need
it?
> + break;
> + case SPEED_10:
> + for (i = 0; i < 3; i++) {
> + regmap_write(dwc_priv->hsp_regmap,
> + dwc_priv->dly_hsp_reg[i],
> + dwc_priv->dly_param_10m[i]);
> + }
> + break;
> + default:
> + dev_err(dwc_priv->dev, "invalid speed %u\n", speed);
> + break;
> + }
Overall, wouldn't:
const u32 *dly_param;
switch (speed) {
case SPEED_1000:
dly_param = dwc_priv->dly_param_1000m;
break;
... etc ...
default:
dly_param = NULL;
dev_err(dwc_priv->dev, "invalid speed %u\n", speed);
break;
}
if (dly_param)
for (i = 0; i < 3; i++)
regmap_write(dwc_priv->hsp_regmap,
dwc_priv->dly_hsp_reg[i],
dly_param[i]);
be more concise and easier to read?
> +}
> +
> +static int eic7700_dwmac_probe(struct platform_device *pdev)
> +{
> + struct plat_stmmacenet_data *plat_dat;
> + struct stmmac_resources stmmac_res;
> + struct eic7700_qos_priv *dwc_priv;
> + u32 hsp_aclk_ctrl_offset;
> + u32 hsp_aclk_ctrl_regset;
> + u32 hsp_cfg_ctrl_offset;
> + u32 eth_axi_lp_ctrl_offset;
> + u32 eth_phy_ctrl_offset;
> + u32 eth_phy_ctrl_regset;
> + bool has_rx_dly = false;
> + bool has_tx_dly = false;
> + int ret;
> +
> + ret = stmmac_get_platform_resources(pdev, &stmmac_res);
> + if (ret)
> + return dev_err_probe(&pdev->dev, ret,
> + "failed to get resources\n");
> +
> + plat_dat = devm_stmmac_probe_config_dt(pdev, stmmac_res.mac);
> + if (IS_ERR(plat_dat))
> + return dev_err_probe(&pdev->dev, PTR_ERR(plat_dat),
> + "dt configuration failed\n");
> +
> + dwc_priv = devm_kzalloc(&pdev->dev, sizeof(*dwc_priv), GFP_KERNEL);
> + if (!dwc_priv)
> + return -ENOMEM;
> +
> + dwc_priv->dev = &pdev->dev;
> + dwc_priv->dly_param_1000m[0] = EIC7700_DELAY_VALUE0;
> + dwc_priv->dly_param_1000m[1] = EIC7700_DELAY_VALUE1;
> + dwc_priv->dly_param_1000m[2] = EIC7700_DELAY_VALUE0;
> + dwc_priv->dly_param_100m[0] = EIC7700_DELAY_VALUE0;
> + dwc_priv->dly_param_100m[1] = EIC7700_DELAY_VALUE1;
> + dwc_priv->dly_param_100m[2] = EIC7700_DELAY_VALUE0;
> + dwc_priv->dly_param_10m[0] = 0x0;
> + dwc_priv->dly_param_10m[1] = 0x0;
> + dwc_priv->dly_param_10m[2] = 0x0;
> +
> + ret = of_property_read_u32(pdev->dev.of_node, "rx-internal-delay-ps",
> + &dwc_priv->rx_delay_ps);
> + if (ret)
> + dev_dbg(&pdev->dev, "can't get rx-internal-delay-ps, ret(%d).", ret);
Consider using %pe and ERR_PTR(ret) so that error codes can be
translated to human readable strings. Ditto elsewhere.
> + else
> + has_rx_dly = true;
> +
> + ret = of_property_read_u32(pdev->dev.of_node, "tx-internal-delay-ps",
> + &dwc_priv->tx_delay_ps);
> + if (ret)
> + dev_dbg(&pdev->dev, "can't get tx-internal-delay-ps, ret(%d).", ret);
> + else
> + has_tx_dly = true;
> + if (has_rx_dly && has_tx_dly) {
> + eic7700_set_delay(dwc_priv->rx_delay_ps, dwc_priv->tx_delay_ps,
> + &dwc_priv->dly_param_1000m[1]);
> + eic7700_set_delay(dwc_priv->rx_delay_ps, dwc_priv->tx_delay_ps,
> + &dwc_priv->dly_param_100m[1]);
> + eic7700_set_delay(dwc_priv->rx_delay_ps, dwc_priv->tx_delay_ps,
> + &dwc_priv->dly_param_10m[1]);
> + } else {
> + dev_dbg(&pdev->dev, " use default dly\n");
> + }
> +
> + ret = of_property_read_variable_u32_array(pdev->dev.of_node, "eswin,dly_hsp_reg",
> + &dwc_priv->dly_hsp_reg[0], 3, 0);
> + if (ret != 3) {
> + dev_err(&pdev->dev, "can't get delay hsp reg.ret(%d)\n", ret);
> + return ret;
> + }
> +
> + dwc_priv->crg_regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
> + "eswin,syscrg_csr");
> + if (IS_ERR(dwc_priv->crg_regmap))
> + return dev_err_probe(&pdev->dev, PTR_ERR(dwc_priv->crg_regmap),
> + "Failed to get syscrg_csr regmap\n");
> +
> + ret = of_property_read_u32_index(pdev->dev.of_node, "eswin,syscrg_csr", 1,
> + &hsp_aclk_ctrl_offset);
> + if (ret)
> + return dev_err_probe(&pdev->dev, ret, "can't get hsp_aclk_ctrl_offset\n");
> +
> + regmap_read(dwc_priv->crg_regmap, hsp_aclk_ctrl_offset, &hsp_aclk_ctrl_regset);
> + hsp_aclk_ctrl_regset |= (EIC7700_HSP_ACLK_CLKEN | EIC7700_HSP_ACLK_DIVSOR);
> + regmap_write(dwc_priv->crg_regmap, hsp_aclk_ctrl_offset, hsp_aclk_ctrl_regset);
> +
> + ret = of_property_read_u32_index(pdev->dev.of_node, "eswin,syscrg_csr", 2,
> + &hsp_cfg_ctrl_offset);
> + if (ret)
> + return dev_err_probe(&pdev->dev, ret, "can't get hsp_cfg_ctrl_offset\n");
> +
> + regmap_write(dwc_priv->crg_regmap, hsp_cfg_ctrl_offset, EIC7700_HSP_CFG_CTRL_REGSET);
> +
> + dwc_priv->hsp_regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
> + "eswin,hsp_sp_csr");
> + if (IS_ERR(dwc_priv->hsp_regmap))
> + return dev_err_probe(&pdev->dev, PTR_ERR(dwc_priv->hsp_regmap),
> + "Failed to get hsp_sp_csr regmap\n");
> +
> + ret = of_property_read_u32_index(pdev->dev.of_node, "eswin,hsp_sp_csr", 2,
> + ð_phy_ctrl_offset);
> + if (ret)
> + return dev_err_probe(&pdev->dev, ret, "can't get eth_phy_ctrl_offset\n");
> +
> + regmap_read(dwc_priv->hsp_regmap, eth_phy_ctrl_offset, ð_phy_ctrl_regset);
> + eth_phy_ctrl_regset |= (EIC7700_ETH_TX_CLK_SEL | EIC7700_ETH_PHY_INTF_SELI);
> + regmap_write(dwc_priv->hsp_regmap, eth_phy_ctrl_offset, eth_phy_ctrl_regset);
> +
> + ret = of_property_read_u32_index(pdev->dev.of_node, "eswin,hsp_sp_csr", 3,
> + ð_axi_lp_ctrl_offset);
> + if (ret)
> + return dev_err_probe(&pdev->dev, ret, "can't get eth_axi_lp_ctrl_offset\n");
> +
> + regmap_write(dwc_priv->hsp_regmap, eth_axi_lp_ctrl_offset, EIC7700_ETH_CSYSREQ_VAL);
> +
Consider more sensible wrapping of this (netdev frowns at >80
characters per line, except for message strings that should remain
greppable.)
--
RMK's Patch system: https://www.armlinux.org.uk/developer/patches/
FTTP is here! 80Mbps down 10Mbps up. Decent connectivity at last!
next prev parent reply other threads:[~2025-07-03 13:17 UTC|newest]
Thread overview: 25+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-03 9:18 [PATCH v3 0/2] Add driver support for Eswin eic7700 SoC ethernet controller weishangjuan
2025-07-03 9:19 ` [PATCH v3 1/2] dt-bindings: ethernet: eswin: Document for EIC7700 SoC weishangjuan
2025-07-03 9:51 ` Krzysztof Kozlowski
2025-07-06 12:56 ` 韦尚娟
2025-07-15 8:54 ` 韦尚娟
2025-07-15 9:00 ` Krzysztof Kozlowski
2025-07-03 10:49 ` Rob Herring (Arm)
2025-07-03 10:49 ` Rob Herring (Arm)
2025-07-03 16:02 ` Andrew Lunn
2025-07-03 9:20 ` [PATCH v3 2/2] ethernet: eswin: Add eic7700 ethernet driver weishangjuan
2025-07-03 9:53 ` Krzysztof Kozlowski
2025-07-03 12:02 ` Russell King (Oracle) [this message]
2025-07-03 16:12 ` Andrew Lunn
2025-07-07 10:09 ` 李志
2025-07-15 9:28 ` 李志
2025-07-15 13:09 ` Andrew Lunn
2025-07-21 2:40 ` 李志
2025-07-21 13:10 ` Andrew Lunn
2025-07-22 11:24 ` 李志
2025-07-22 14:07 ` Andrew Lunn
2025-07-31 8:56 ` 李志
2025-07-31 13:31 ` Andrew Lunn
2025-08-22 2:37 ` 李志
2025-08-22 3:17 ` Andrew Lunn
2025-08-22 3:26 ` 李志
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aGZxc-9C0rPVMsGH@shell.armlinux.org.uk \
--to=linux@armlinux.org.uk \
--cc=0x1207@gmail.com \
--cc=alexandre.torgue@foss.st.com \
--cc=andrew+netdev@lunn.ch \
--cc=boon.khai.ng@altera.com \
--cc=conor+dt@kernel.org \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=dfustini@tenstorrent.com \
--cc=edumazet@google.com \
--cc=inochiama@gmail.com \
--cc=jan.petrous@oss.nxp.com \
--cc=jszhang@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kuba@kernel.org \
--cc=linmin@eswincomputing.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=lizhi2@eswincomputing.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=netdev@vger.kernel.org \
--cc=ningyu@eswincomputing.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh@kernel.org \
--cc=vladimir.oltean@nxp.com \
--cc=weishangjuan@eswincomputing.com \
--cc=yong.liang.choong@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.