From: Catalin Marinas <catalin.marinas@arm.com>
To: Lorenzo Pieralisi <lpieralisi@kernel.org>
Cc: Marc Zyngier <maz@kernel.org>,
Thomas Gleixner <tglx@linutronix.de>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>, Will Deacon <will@kernel.org>,
Arnd Bergmann <arnd@arndb.de>,
Sascha Bischoff <sascha.bischoff@arm.com>,
Jonathan Cameron <Jonathan.Cameron@huawei.com>,
Timothy Hayes <timothy.hayes@arm.com>,
Bjorn Helgaas <bhelgaas@google.com>,
"Liam R. Howlett" <Liam.Howlett@oracle.com>,
Peter Maydell <peter.maydell@linaro.org>,
Mark Rutland <mark.rutland@arm.com>,
Jiri Slaby <jirislaby@kernel.org>,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
linux-pci@vger.kernel.org
Subject: Re: [PATCH v7 13/31] arm64/sysreg: Add ICH_HFGWTR_EL2
Date: Thu, 3 Jul 2025 17:02:27 +0100 [thread overview]
Message-ID: <aGapk2SMpkBjdANy@arm.com> (raw)
In-Reply-To: <20250703-gicv5-host-v7-13-12e71f1b3528@kernel.org>
On Thu, Jul 03, 2025 at 12:25:03PM +0200, Lorenzo Pieralisi wrote:
> Add ICH_HFGWTR_EL2 register description to sysreg.
>
> Signed-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>
> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> Reviewed-by: Marc Zyngier <maz@kernel.org>
> Cc: Will Deacon <will@kernel.org>
> Cc: Catalin Marinas <catalin.marinas@arm.com>
> Cc: Marc Zyngier <maz@kernel.org>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
next prev parent reply other threads:[~2025-07-03 20:58 UTC|newest]
Thread overview: 99+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-07-03 10:24 [PATCH v7 00/31] Arm GICv5: Host driver implementation Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 01/31] dt-bindings: interrupt-controller: Add Arm GICv5 Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 02/31] arm64/sysreg: Add GCIE field to ID_AA64PFR2_EL1 Lorenzo Pieralisi
2025-07-03 15:57 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 03/31] arm64/sysreg: Add ICC_PPI_PRIORITY<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 04/31] arm64/sysreg: Add ICC_ICSR_EL1 Lorenzo Pieralisi
2025-07-03 15:58 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 05/31] arm64/sysreg: Add ICC_PPI_HMR<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 06/31] arm64/sysreg: Add ICC_PPI_ENABLER<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:58 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 07/31] arm64/sysreg: Add ICC_PPI_{C/S}ACTIVER<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:59 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 08/31] arm64/sysreg: Add ICC_PPI_{C/S}PENDR<n>_EL1 Lorenzo Pieralisi
2025-07-03 15:59 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:24 ` [PATCH v7 09/31] arm64/sysreg: Add ICC_CR0_EL1 Lorenzo Pieralisi
2025-07-03 15:59 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 10/31] arm64/sysreg: Add ICC_PCR_EL1 Lorenzo Pieralisi
2025-07-03 16:00 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 11/31] arm64/sysreg: Add ICC_IDR0_EL1 Lorenzo Pieralisi
2025-07-03 16:01 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 12/31] arm64/sysreg: Add ICH_HFGRTR_EL2 Lorenzo Pieralisi
2025-07-03 16:02 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 13/31] arm64/sysreg: Add ICH_HFGWTR_EL2 Lorenzo Pieralisi
2025-07-03 16:02 ` Catalin Marinas [this message]
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 14/31] arm64/sysreg: Add ICH_HFGITR_EL2 Lorenzo Pieralisi
2025-07-03 16:02 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 15/31] arm64: Disable GICv5 read/write/instruction traps Lorenzo Pieralisi
2025-07-03 16:03 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 16/31] arm64: cpucaps: Rename GICv3 CPU interface capability Lorenzo Pieralisi
2025-07-03 16:03 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 17/31] arm64: cpucaps: Add GICv5 CPU interface (GCIE) capability Lorenzo Pieralisi
2025-07-03 16:04 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 18/31] arm64: smp: Support non-SGIs for IPIs Lorenzo Pieralisi
2025-07-03 16:04 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Marc Zyngier
2025-07-15 14:10 ` [PATCH v7 18/31] " Breno Leitao
2025-07-15 14:34 ` Lorenzo Pieralisi
2025-07-15 16:07 ` Lorenzo Pieralisi
2025-07-15 16:14 ` Breno Leitao
2025-07-03 10:25 ` [PATCH v7 19/31] arm64: Add support for GICv5 GSB barriers Lorenzo Pieralisi
2025-07-03 16:04 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 20/31] irqchip/gic-v5: Add GICv5 PPI support Lorenzo Pieralisi
2025-07-03 16:05 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 21/31] irqchip/gic-v5: Add GICv5 IRS/SPI support Lorenzo Pieralisi
2025-07-03 16:07 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 22/31] irqchip/gic-v5: Add GICv5 LPI/IPI support Lorenzo Pieralisi
2025-07-03 16:07 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-08-07 11:52 ` [PATCH v7 22/31] " Jinjie Ruan
2025-08-07 13:51 ` Lorenzo Pieralisi
2025-08-08 1:20 ` Jinjie Ruan
2025-08-08 8:19 ` Lorenzo Pieralisi
2025-08-08 8:48 ` Jinjie Ruan
2025-07-03 10:25 ` [PATCH v7 23/31] irqchip/gic-v5: Enable GICv5 SMP booting Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 24/31] of/irq: Add of_msi_xlate() helper function Lorenzo Pieralisi
2025-07-03 14:52 ` Rob Herring
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 25/31] PCI/MSI: Add pci_msi_map_rid_ctlr_node() " Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 26/31] irqchip/gic-v3: Rename GICv3 ITS MSI parent Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 27/31] irqchip/msi-lib: Add IRQ_DOMAIN_FLAG_FWNODE_PARENT handling Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 28/31] irqchip/gic-v5: Add GICv5 ITS support Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 29/31] irqchip/gic-v5: Add GICv5 IWB support Lorenzo Pieralisi
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 30/31] docs: arm64: gic-v5: Document booting requirements for GICv5 Lorenzo Pieralisi
2025-07-03 16:08 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 10:25 ` [PATCH v7 31/31] arm64: Kconfig: Enable GICv5 Lorenzo Pieralisi
2025-07-03 16:09 ` Catalin Marinas
2025-07-08 18:20 ` [irqchip: irq/irqchip-next] " irqchip-bot for Lorenzo Pieralisi
2025-07-03 15:47 ` [PATCH v7 00/31] Arm GICv5: Host driver implementation Jonathan Cameron
2025-07-04 10:01 ` Lorenzo Pieralisi
2025-07-08 18:18 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aGapk2SMpkBjdANy@arm.com \
--to=catalin.marinas@arm.com \
--cc=Jonathan.Cameron@huawei.com \
--cc=Liam.Howlett@oracle.com \
--cc=arnd@arndb.de \
--cc=bhelgaas@google.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jirislaby@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=mark.rutland@arm.com \
--cc=maz@kernel.org \
--cc=peter.maydell@linaro.org \
--cc=robh@kernel.org \
--cc=sascha.bischoff@arm.com \
--cc=tglx@linutronix.de \
--cc=timothy.hayes@arm.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.