From: Pranjal Shrivastava <praan@google.com>
To: Sairaj Kodilkar <sarunkod@amd.com>
Cc: iommu@lists.linux.dev, Will Deacon <will@kernel.org>,
Joerg Roedel <joro@8bytes.org>,
Robin Murphy <robin.murphy@arm.com>,
Jason Gunthorpe <jgg@ziepe.ca>,
Mostafa Saleh <smostafa@google.com>,
Nicolin Chen <nicolinc@nvidia.com>,
Daniel Mentz <danielmentz@google.com>
Subject: Re: [PATCH v4 5/8] iommu/arm-smmu-v3: Add a usage counter for cmdq
Date: Thu, 20 Nov 2025 20:48:21 +0000 [thread overview]
Message-ID: <aR9-lcvikljj63P6@google.com> (raw)
In-Reply-To: <ff23e8d8-180a-434e-a198-b00d16884abd@amd.com>
On Tue, Nov 18, 2025 at 11:35:01AM +0530, Sairaj Kodilkar wrote:
> On 11/18/2025 12:44 AM, Pranjal Shrivastava wrote:
> > Introduce a biased counter to track the number of active cmdq owners as
> > a preparatory step for the runtime PM implementation.
> >
> > The counter will be used to gate command submission, preventing the
> > submission of new commands while the device is suspended and deferring
> > suspend while the command submissions are in-flight.
> >
> > The counter is biased to a value of 1 during device reset. A cmdq owner
> > or a thread issuing cmds with sync, increment it before accessing HW
> > registers and decrements it with release semantics afterwards.
> >
> > A value of 1 represents an idle (but active) state. A suspend operation
> > will set it to from 1 -> 0 representing the suspended state.
> >
> > Signed-off-by: Pranjal Shrivastava <praan@google.com>
> > ---
> > drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 69 +++++++++++++++++----
> > drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h | 3 +
> > 2 files changed, 61 insertions(+), 11 deletions(-)
> >
> > diff --git a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
> > index 1d6c60bee7dd..d6e75d1646d6 100644
> > --- a/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
> > +++ b/drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c
> > @@ -794,7 +794,7 @@ int arm_smmu_cmdq_issue_cmdlist(struct arm_smmu_device *smmu,
> > u64 cmd_sync[CMDQ_ENT_DWORDS];
> > u32 prod;
> > unsigned long flags;
> > - bool owner;
> > + bool owner, has_ref = false;
> > struct arm_smmu_ll_queue llq, head;
> > int ret = 0;
> > @@ -808,8 +808,15 @@ int arm_smmu_cmdq_issue_cmdlist(struct arm_smmu_device *smmu,
> > while (!queue_has_space(&llq, n + sync)) {
> > local_irq_restore(flags);
> > +
> > + if (!atomic_inc_not_zero(&smmu->nr_cmdq_users))
> > + /* Device is suspended, don't wait for space */
> > + return 0;
> > +
> > if (arm_smmu_cmdq_poll_until_not_full(smmu, cmdq, &llq))
> > dev_err_ratelimited(smmu->dev, "CMDQ timeout\n");
> > +
> > + atomic_dec_return_release(&smmu->nr_cmdq_users);
> > local_irq_save(flags);
> > }
> > @@ -868,10 +875,35 @@ int arm_smmu_cmdq_issue_cmdlist(struct arm_smmu_device *smmu,
> > arm_smmu_cmdq_poll_valid_map(cmdq, llq.prod, prod);
> > /*
> > - * d. Advance the hardware prod pointer
> > + * d. Advance the hardware prod pointer (if smmu is still active)
> > * Control dependency ordering from the entries becoming valid.
> > */
> > - writel_relaxed(prod, cmdq->q.prod_reg);
> > + if (atomic_inc_not_zero(&smmu->nr_cmdq_users)) {
> > + writel_relaxed(prod, cmdq->q.prod_reg);
> > +
> > + if (sync) {
> > + has_ref = true;
> > + } else {
> > + /*
> > + * Use release semantics to enforce ordering without a full barrier.
> > + * This ensures the prior writel_relaxed() is ordered/visible
> > + * before the refcount decrement, avoiding the heavy pipeline
> > + * stall of a full wmb().
> > + *
> > + * We need the atomic_dec_return_release() below and the
> > + * atomic_set_release() in step (e) below doesn't suffice.
> > + *
> > + * Specifically, without release semantics on the decrement,
> > + * the CPU is free to reorder the independent atomic_dec_relaxed()
> > + * before the writel_relaxed().
> > + *
> > + * If this happens, the refcount could drop to zero, allowing the PM
> > + * suspend path (running on another CPU) to disable the SMMU before
> > + * the register write completes, resulting in a bus fault.
> > + */
> > + atomic_dec_return_release(&smmu->nr_cmdq_users);
> > + }
> > + }
> > /*
> > * e. Tell the next owner we're done
> > @@ -883,14 +915,23 @@ int arm_smmu_cmdq_issue_cmdlist(struct arm_smmu_device *smmu,
> > /* 5. If we are inserting a CMD_SYNC, we must wait for it to complete */
> > if (sync) {
> > - llq.prod = queue_inc_prod_n(&llq, n);
> > - ret = arm_smmu_cmdq_poll_until_sync(smmu, cmdq, &llq);
> > - if (ret) {
> > - dev_err_ratelimited(smmu->dev,
> > - "CMD_SYNC timeout at 0x%08x [hwprod 0x%08x, hwcons 0x%08x]\n",
> > - llq.prod,
> > - readl_relaxed(cmdq->q.prod_reg),
> > - readl_relaxed(cmdq->q.cons_reg));
> > +
> > + /* If we are not the owner, check if we're suspended */
> > + if (!has_ref) {
> > + if (atomic_inc_not_zero(&smmu->nr_cmdq_users))
> > + has_ref = true;
> > + }
> > +
> > + if (has_ref) {
>
> You can merge above two if condition as follow
>
> if (has_ref || atomic_inc_not_zero(&smmu->nr_cmdq_users)) {
> has_ref = true;
> ....
> }
>
Hmm.. yes, I guess redundantly setting has_ref = true again is fine..
> Thanks
> Sairaj
>
Thanks,
Praan
next prev parent reply other threads:[~2025-11-20 20:48 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-17 19:14 [RFC PATCH v4 0/8] iommu/arm-smmu-v3: Implement Runtime/System Sleep ops Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 1/8] iommu/arm-smmu-v3: Refactor arm_smmu_setup_irqs Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 2/8] iommu/arm-smmu-v3: Add a helper to drain cmd queues Pranjal Shrivastava
2025-11-17 19:31 ` Nicolin Chen
2025-11-18 3:48 ` Daniel Mentz
2025-11-20 20:45 ` Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 3/8] iommu/tegra241-cmdqv: Add a helper to drain VCMDQs Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 4/8] iommu/arm-smmu-v3: Cache and restore MSI config Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 5/8] iommu/arm-smmu-v3: Add a usage counter for cmdq Pranjal Shrivastava
2025-11-18 6:05 ` Sairaj Kodilkar
2025-11-20 20:48 ` Pranjal Shrivastava [this message]
2025-11-17 19:14 ` [PATCH v4 6/8] iommu/arm-smmu-v3: Implement pm_runtime & system sleep ops Pranjal Shrivastava
2025-12-24 7:39 ` Ashish Mhetre
2026-01-12 8:50 ` Pranjal Shrivastava
2026-01-13 5:06 ` Ashish Mhetre
2025-11-17 19:14 ` [PATCH v4 7/8] iommu/arm-smmu-v3: Enable pm_runtime and setup devlinks Pranjal Shrivastava
2025-11-17 19:14 ` [PATCH v4 8/8] iommu/arm-smmu-v3: Invoke pm_runtime before hw access Pranjal Shrivastava
2025-11-18 0:14 ` Jason Gunthorpe
2025-11-20 20:26 ` Pranjal Shrivastava
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aR9-lcvikljj63P6@google.com \
--to=praan@google.com \
--cc=danielmentz@google.com \
--cc=iommu@lists.linux.dev \
--cc=jgg@ziepe.ca \
--cc=joro@8bytes.org \
--cc=nicolinc@nvidia.com \
--cc=robin.murphy@arm.com \
--cc=sarunkod@amd.com \
--cc=smostafa@google.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.