From: Drew Fustini <fustini@kernel.org>
To: yunhui cui <cuiyunhui@bytedance.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
"Palmer Dabbelt" <palmer@dabbelt.com>,
"Alistair Francis" <Alistair.Francis@wdc.com>,
"Weiwei Li" <liwei1518@gmail.com>,
"Daniel Henrique Barboza" <dbarboza@ventanamicro.com>,
"Liu Zhiwei" <zhiwei_liu@linux.alibaba.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Nicolas Pitre" <npitre@baylibre.com>,
"Kornel Dulęba" <mindal@semihalf.com>,
"Atish Kumar Patra" <atishp@rivosinc.com>,
"Atish Patra" <atish.patra@linux.dev>,
"Vasudevan Srinivasan" <vasu@rivosinc.com>,
"Radim Krčmář" <rkrcmar@ventanamicro.com>,
"Chen Pei" <cp0613@linux.alibaba.com>,
guo.wenjia23@zte.com.cn, liu.qingtao2@zte.com.cn
Subject: Re: [PATCH v4 0/6] riscv: implement Ssqosid extension and CBQRI controllers
Date: Wed, 7 Jan 2026 23:33:00 -0800 [thread overview]
Message-ID: <aV9drIreiKV84MjG@x1> (raw)
In-Reply-To: <CAEEQ3wkM9h0kJNE4yTtN5ms2JgRBp6b_530KM8irbGKzjMkrgg@mail.gmail.com>
On Wed, Jan 07, 2026 at 03:38:34PM +0800, yunhui cui wrote:
> Hi Drew,
>
> On Tue, Jan 6, 2026 at 5:55 AM Drew Fustini <fustini@kernel.org> wrote:
> >
> > This series implements the RISC-V Quality-of-Service Identifiers
> > (Ssqosid) extension [1] which adds the srmcfg register. It also
> > implements the RISC-V Capacity and Bandwidth Controller QoS Register
> > Interface (CBQRI) specification [2]. Quality of Service (QoS) in this
> > context is concerned with shared resources on an SoC such as cache
> > capacity and memory bandwidth.
> >
> > Sssqosid srmcfg CSR
> > -------------------
> > The srmcfg CSR configures a hart with two identifiers:
> >
> > - Resource Control ID (RCID)
> > - Monitoring Counter ID (MCID)
> >
> > These identifiers accompany each request issued by the hart to shared
> > resource controllers. This allows the capacity and bandwidth resources
> > used by a software workload (e.g. a process or a set of processes) to be
> > controlled and monitored.
>
> 1. The CBQRI specification does not mandate 64-byte access width for
> its registers. Therefore, is it necessary to add a field in the ACPI
> RQSC table?
Sorry, I don't follow. Why would a new field be needed in RQSC?
> 2. In addition, although CBQRI does not require configuring a specific
> number of RMIDs for each CLOSID like MPAM does, creating a control
> group will by default create a monitoring group. So on RISC-V, the
> number of MCIDs should be at least no less than that of RCIDs, right?
Yes, I have working on the assumption that the number of MCIDs (RMIDs)
will be greater than, or equal to, the number of RCIDs (e.g. CLOSIDs).
Chapter 6 of the CBQRI spec states that: "In a typical implementation,
the number of RCID bits implemented (for example, to support 10s of
RCIDs) might be smaller than the number of MCID bits implemented (for
example, to support 100s of MCIDs)."
I would be very interested if anyone can share the RCID and MCID count
for their CBQRI hardware implementation.
> 3. By the way, for Linux, could you also release a version of the
> CBQRI/Ssqosid patchset with ACPI support?
The series I am about to post for Ssqosid+CBQRI [1] just contains a
device tree example, but I will do a followup series for RQSC. The
kernel branch [2] from the RQSC proof-of-concept was based on v6.14 so I
need to rebase it. The good thing is that 6.19 now has the PPTT helpers
from the MPAM driver series.
Thanks,
Drew
[1] https://github.com/tt-fustini/linux/tree/b4/ssqosid-cbqri
[2] https://github.com/tt-fustini/linux/tree/dfustini/cbqri-mpam-snapshot-v6.14-rc1
next prev parent reply other threads:[~2026-01-08 7:33 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-01-05 21:54 [PATCH v4 0/6] riscv: implement Ssqosid extension and CBQRI controllers Drew Fustini
2026-01-05 21:54 ` [PATCH v4 1/6] riscv: implement Ssqosid extension and srmcfg CSR Drew Fustini
2026-01-05 21:54 ` [PATCH v4 2/6] hw/riscv: define capabilities of CBQRI controllers Drew Fustini
2026-01-05 21:54 ` [PATCH v4 3/6] hw/riscv: implement CBQRI capacity controller Drew Fustini
2026-01-16 17:20 ` Radim Krčmář
2026-01-24 17:55 ` Drew Fustini
2026-01-05 21:54 ` [PATCH v4 4/6] hw/riscv: implement CBQRI bandwidth controller Drew Fustini
2026-01-05 21:54 ` [PATCH v4 5/6] hw/riscv: add CBQRI to Kconfig and build if enabled Drew Fustini
2026-01-05 21:54 ` [PATCH v4 6/6] hw/riscv: add CBQRI controllers to virt machine Drew Fustini
2026-01-07 7:38 ` [External] [PATCH v4 0/6] riscv: implement Ssqosid extension and CBQRI controllers yunhui cui
2026-01-08 7:33 ` Drew Fustini [this message]
2026-01-08 8:46 ` [External] " yunhui cui
2026-01-09 4:56 ` Drew Fustini
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aV9drIreiKV84MjG@x1 \
--to=fustini@kernel.org \
--cc=Alistair.Francis@wdc.com \
--cc=atish.patra@linux.dev \
--cc=atishp@rivosinc.com \
--cc=cp0613@linux.alibaba.com \
--cc=cuiyunhui@bytedance.com \
--cc=dbarboza@ventanamicro.com \
--cc=guo.wenjia23@zte.com.cn \
--cc=liu.qingtao2@zte.com.cn \
--cc=liwei1518@gmail.com \
--cc=mindal@semihalf.com \
--cc=npitre@baylibre.com \
--cc=palmer@dabbelt.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=rkrcmar@ventanamicro.com \
--cc=vasu@rivosinc.com \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.