From: Nicolin Chen <nicolinc@nvidia.com>
To: Shameer Kolothum Thodi <skolothumtho@nvidia.com>
Cc: "qemu-arm@nongnu.org" <qemu-arm@nongnu.org>,
"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
"eric.auger@redhat.com" <eric.auger@redhat.com>,
"peter.maydell@linaro.org" <peter.maydell@linaro.org>,
"clg@redhat.com" <clg@redhat.com>,
"alex@shazbot.org" <alex@shazbot.org>,
Nathan Chen <nathanc@nvidia.com>, Matt Ochs <mochs@nvidia.com>,
Jiandi An <jan@nvidia.com>, Jason Gunthorpe <jgg@nvidia.com>,
"jonathan.cameron@huawei.com" <jonathan.cameron@huawei.com>,
"zhangfei.gao@linaro.org" <zhangfei.gao@linaro.org>,
"zhenzhong.duan@intel.com" <zhenzhong.duan@intel.com>,
Krishnakant Jaju <kjaju@nvidia.com>
Subject: Re: [PATCH v2 05/24] hw/arm/smmuv3-accel: Introduce CMDQV ops interface
Date: Tue, 10 Feb 2026 09:20:15 -0800 [thread overview]
Message-ID: <aYtozzSV4UYOjJcK@Asurada-Nvidia> (raw)
In-Reply-To: <CH3PR12MB75483C2BA4EDC24CA0F78A4CAB62A@CH3PR12MB7548.namprd12.prod.outlook.com>
On Tue, Feb 10, 2026 at 12:46:01AM -0800, Shameer Kolothum Thodi wrote:
> > On Fri, Feb 06, 2026 at 02:48:04PM +0000, Shameer Kolothum wrote:
> > > CMDQ-Virtualization (CMDQV) is a hardware extension to SMMUv3 that
> > enables
> > > virtualization of multiple command queues (VCMDQs).
> >
> > Let's mention "NVIDIA", noting it's a non-standard extension.
>
> The idea of this ops based callback is to make it more generic and not
> NVIDIA specific to start with. This leaves room in case ARM introduces
> a standardised version of something similar in the future, or if another
> vendor provides a similar extension.
That might be a different naming which we have no idea about yet :-/
> > > + void (*reset)(SMMUv3State *s);
> > > +} SMMUv3AccelCmdqvOps;
> >
> > Overall, an ops structure feels unnecessary to me. Maybe init and
> > reset are somewhat plausible. But nobody else would reuse this ops
> > structure that is exclusive to Tegra241CMDQV?
>
> That's true for now, as there is only one implementation today. If this
> abstraction feels over engineered at this stage, we can simplify or defer
> it (and fall back to calling the tegra241-specific functions directly, as in
> the RFC) and revisit once there is a clearer need.
>
> I'm open to suggestions, and let's wait to hear from others as well.
Well, I'll vote for adding that when someday there is second CMDQV.
There are only a couple of CMDQ-V functions required to export for
SMMUv3 code to call at this moment, which isn't so bad.
Having and naming a structure exclusively for NVIDIA CMDQ-V doesn't
make a lot of sense to me. And if we really want an abstraction ops
maybe "secondary_cmdq" in the kernel driver could be a good choice?
Nicolin
next prev parent reply other threads:[~2026-02-10 17:21 UTC|newest]
Thread overview: 82+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-06 14:47 [PATCH v2 00/24] hw/arm/virt: Introduce Tegra241 CMDQV support for accelerated SMMUv3 Shameer Kolothum
2026-02-06 14:48 ` [PATCH v2 01/24] backends/iommufd: Update iommufd_backend_get_device_info Shameer Kolothum
2026-02-12 8:03 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 02/24] backends/iommufd: Update iommufd_backend_alloc_viommu to allow user ptr Shameer Kolothum
2026-02-12 8:09 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 03/24] backends/iommufd: Introduce iommufd_backend_alloc_hw_queue Shameer Kolothum
2026-02-11 9:20 ` Cédric Le Goater
2026-02-06 14:48 ` [PATCH v2 04/24] backends/iommufd: Introduce iommufd_backend_viommu_mmap Shameer Kolothum
2026-02-13 10:19 ` Eric Auger
2026-02-13 10:54 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 05/24] hw/arm/smmuv3-accel: Introduce CMDQV ops interface Shameer Kolothum
2026-02-09 19:42 ` Nicolin Chen
2026-02-10 8:46 ` Shameer Kolothum Thodi
2026-02-10 17:20 ` Nicolin Chen [this message]
2026-02-12 14:46 ` Eric Auger
2026-02-12 14:41 ` Eric Auger
2026-02-12 14:50 ` Shameer Kolothum Thodi
2026-02-12 14:57 ` Eric Auger
2026-02-12 15:05 ` Shameer Kolothum Thodi
2026-02-12 15:29 ` Eric Auger
2026-02-12 15:37 ` Shameer Kolothum Thodi
2026-02-12 15:35 ` Eric Auger
2026-02-12 15:47 ` Shameer Kolothum Thodi
2026-02-12 17:05 ` Eric Auger
2026-02-12 17:23 ` Nicolin Chen via
2026-02-12 17:23 ` Nicolin Chen via qemu development
2026-02-12 17:52 ` Shameer Kolothum Thodi
2026-02-09 22:22 ` Nicolin Chen
2026-02-12 14:44 ` Eric Auger
2026-02-12 14:55 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 06/24] hw/arm/tegra241-cmdqv: Add Tegra241 CMDQV ops backend stub Shameer Kolothum
2026-02-12 14:27 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 07/24] hw/arm/smmuv3-accel: Wire CMDQV ops into accel lifecycle Shameer Kolothum
2026-02-12 17:37 ` Eric Auger
2026-02-12 17:55 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 08/24] hw/arm/tegra241-cmdqv: Implement CMDQV init and vIOMMU allocation Shameer Kolothum
2026-02-12 15:11 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 09/24] hw/arm/tegra241-cmdqv: mmap VINTF Page0 for CMDQV Shameer Kolothum
2026-02-13 10:39 ` Eric Auger
2026-02-13 13:57 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 10/24] hw/arm/tegra241-cmdqv: Emulate global CMDQV registers Shameer Kolothum
2026-02-09 23:19 ` Nicolin Chen
2026-02-10 8:51 ` Shameer Kolothum Thodi
2026-02-10 17:06 ` Nicolin Chen
2026-02-06 14:48 ` [PATCH v2 11/24] hw/arm/tegra241-cmdqv: Emulate global and VINTF VCMDQ register reads Shameer Kolothum
2026-02-06 14:48 ` [PATCH v2 12/24] hw/arm/tegra241-cmdqv: Emulate global and VINTF VCMDQ register writes Shameer Kolothum
2026-02-06 14:48 ` [PATCH v2 13/24] system/physmem: Add address_space_is_ram() helper Shameer Kolothum
2026-02-13 10:23 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 14/24] hw/arm/tegra241-cmdqv: Allocate HW VCMDQs on base register programming Shameer Kolothum
2026-02-09 23:46 ` Nicolin Chen
2026-02-10 8:55 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 15/24] hw/arm/tegra241-cmdqv: map VINTF page0 MMIO region Shameer Kolothum
2026-02-09 23:50 ` Nicolin Chen
2026-02-10 9:15 ` Shameer Kolothum Thodi
2026-02-13 23:06 ` Nicolin Chen
2026-02-16 8:41 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 16/24] hw/arm/tegra241-cmdqv: Use VINTF page0 for mapped VCMDQ registers Shameer Kolothum
2026-02-13 10:33 ` Eric Auger
2026-02-13 11:29 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 17/24] hw/arm/tegra241-cmdqv: Add vEVENTQ allocation and free Shameer Kolothum
2026-02-09 23:51 ` Nicolin Chen
2026-02-06 14:48 ` [PATCH v2 18/24] hw/arm/tegra241-cmdqv: Read and propagate Tegra241 CMDQV errors Shameer Kolothum
2026-02-13 23:29 ` Nicolin Chen
2026-02-16 8:47 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 19/24] hw/arm/tegra241-cmdqv: Add reset handler Shameer Kolothum
2026-02-06 14:48 ` [PATCH v2 20/24] hw/arm/tegra241-cmdqv: Limit queue size based on backend page size Shameer Kolothum
2026-02-06 14:48 ` [PATCH v2 21/24] virt-acpi-build: Rename AcpiIortSMMUv3Dev to AcpiSMMUv3Dev Shameer Kolothum
2026-02-12 18:03 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 22/24] hw/arm/smmuv3: Add per-device identifier poroperty Shameer Kolothum
2026-02-10 0:06 ` Nicolin Chen
2026-02-12 17:54 ` Eric Auger
2026-02-12 18:29 ` Eric Auger
2026-02-12 18:53 ` Shameer Kolothum Thodi
2026-02-12 18:57 ` Eric Auger
2026-02-12 18:49 ` Eric Auger
2026-02-12 18:54 ` Shameer Kolothum Thodi
2026-02-06 14:48 ` [PATCH v2 23/24] hw/arm/virt-acpi: Advertise Tegra241 CMDQV nodes in DSDT Shameer Kolothum
2026-02-12 19:10 ` Eric Auger
2026-02-06 14:48 ` [PATCH v2 24/24] hw/arm/smmuv3: Add tegra241-cmdqv property for SMMUv3 device Shameer Kolothum
2026-02-13 11:55 ` Pavel Hrdina
2026-02-13 13:39 ` Shameer Kolothum Thodi
2026-02-13 15:44 ` Pavel Hrdina
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aYtozzSV4UYOjJcK@Asurada-Nvidia \
--to=nicolinc@nvidia.com \
--cc=alex@shazbot.org \
--cc=clg@redhat.com \
--cc=eric.auger@redhat.com \
--cc=jan@nvidia.com \
--cc=jgg@nvidia.com \
--cc=jonathan.cameron@huawei.com \
--cc=kjaju@nvidia.com \
--cc=mochs@nvidia.com \
--cc=nathanc@nvidia.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=skolothumtho@nvidia.com \
--cc=zhangfei.gao@linaro.org \
--cc=zhenzhong.duan@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.