From: Stafford Horne <shorne@gmail.com>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Linux OpenRISC <linux-openrisc@vger.kernel.org>,
LKML <linux-kernel@vger.kernel.org>
Subject: [GIT PULL] OpenRISC updates for 6.20
Date: Wed, 11 Feb 2026 08:28:31 +0000 [thread overview]
Message-ID: <aYw9r7h2ej3BUTMH@antec> (raw)
Hello Linus,
Please consider for pull,
The following changes since commit 0f61b1860cc3f52aef9036d7235ed1f017632193:
Linux 6.19-rc5 (2026-01-11 17:03:14 -1000)
are available in the Git repository at:
https://github.com/openrisc/linux.git tags/for-linus
for you to fetch changes up to 0dfffa5479d6260d04d021f69203b1926f73d889:
openrisc: define arch-specific version of nop() (2026-01-20 19:24:05 +0000)
----------------------------------------------------------------
OpenRISC updates for 6.20
The main focus for this series has been to improve OpenRISC
kernel out-of-the-box support for FPGA dev boards.
- Adds device tree configurations for De0 Nano single and
multicore configurations.
- Fixes bug in OpenRISC SMP preventing the kernel from running on FPGA
boards, due to IPIs not being unmasked on secondary CPUs in some
configurations.
- Picked up a fix from Brian Masney defining the nop() macro to fix
build failures on OpenRISC for drivers using the nop() macro.
----------------------------------------------------------------
Brian Masney (1):
openrisc: define arch-specific version of nop()
Stafford Horne (4):
openrisc: dts: Add de0 nano config and devicetree
openrisc: Fix IPIs on simple multicore systems
openrisc: dts: Split simple smp dts to dts and dtsi
openrisc: dts: Add de0 nano multicore config and devicetree
arch/openrisc/boot/dts/de0-nano-common.dtsi | 42 ++++++++++
arch/openrisc/boot/dts/de0-nano-multicore.dts | 25 ++++++
arch/openrisc/boot/dts/de0-nano.dts | 54 +++++++++++++
arch/openrisc/boot/dts/simple-smp.dts | 25 ++++++
.../boot/dts/{simple_smp.dts => simple-smp.dtsi} | 11 ++-
arch/openrisc/configs/de0_nano_defconfig | 79 +++++++++++++++++++
arch/openrisc/configs/de0_nano_multicore_defconfig | 92 ++++++++++++++++++++++
arch/openrisc/configs/simple_smp_defconfig | 2 +-
arch/openrisc/include/asm/barrier.h | 2 +
arch/openrisc/include/asm/smp.h | 3 +-
arch/openrisc/kernel/smp.c | 22 +++++-
drivers/irqchip/irq-ompic.c | 15 +++-
drivers/irqchip/irq-or1k-pic.c | 27 ++++++-
13 files changed, 385 insertions(+), 14 deletions(-)
create mode 100644 arch/openrisc/boot/dts/de0-nano-common.dtsi
create mode 100644 arch/openrisc/boot/dts/de0-nano-multicore.dts
create mode 100644 arch/openrisc/boot/dts/de0-nano.dts
create mode 100644 arch/openrisc/boot/dts/simple-smp.dts
rename arch/openrisc/boot/dts/{simple_smp.dts => simple-smp.dtsi} (90%)
create mode 100644 arch/openrisc/configs/de0_nano_defconfig
create mode 100644 arch/openrisc/configs/de0_nano_multicore_defconfig
next reply other threads:[~2026-02-11 8:28 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-11 8:28 Stafford Horne [this message]
2026-02-12 22:48 ` [GIT PULL] OpenRISC updates for 6.20 pr-tracker-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aYw9r7h2ej3BUTMH@antec \
--to=shorne@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-openrisc@vger.kernel.org \
--cc=torvalds@linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.