All of lore.kernel.org
 help / color / mirror / Atom feed
From: Mostafa Saleh <smostafa@google.com>
To: Tao Tang <tangtao1634@phytium.com.cn>
Cc: "Eric Auger" <eric.auger@redhat.com>,
	"Peter Maydell" <peter.maydell@linaro.org>,
	"Michael S . Tsirkin" <mst@redhat.com>,
	"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
	qemu-devel@nongnu.org, qemu-arm@nongnu.org,
	"Chen Baozi" <chenbaozi@phytium.com.cn>,
	"Pierrick Bouvier" <pierrick.bouvier@linaro.org>,
	"Philippe Mathieu-Daudé" <philmd@linaro.org>,
	"Chao Liu" <chao.liu.zevorn@gmail.com>
Subject: Re: [RFC v4 13/31] hw/arm/smmu-common: Add sec_sid field to TLB entries
Date: Fri, 27 Feb 2026 14:45:46 +0000	[thread overview]
Message-ID: <aaGuGuevX8HFqx0x@google.com> (raw)
In-Reply-To: <20260221101640.2993566-1-tangtao1634@phytium.com.cn>

On Sat, Feb 21, 2026 at 06:16:40PM +0800, Tao Tang wrote:
> This is a non-functional preparation step that adds storage for
> resolved security state in SMMUTLBEntry.
> 

I am not sure about this, when I added stage-2 I re-used the same
TLB instance as it might be used for nesting, and we can have
end-to-end cached entires.
For secure state, I think it’s cleaner to instantiate a new TLB, as
both states can never mix, and in this case we can re-use the same
functions without adding the secure bit in the TLB.

Thanks,
Mostafa

> Together with the earlier commits that added NSCFG handling and
> PTE NS/NSTable helpers, the plumbing is complete and we can now
> refactor the PTW flow to handle Secure state.
> 
> Signed-off-by: Tao Tang <tangtao1634@phytium.com.cn>
> ---
>  include/hw/arm/smmu-common.h | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/include/hw/arm/smmu-common.h b/include/hw/arm/smmu-common.h
> index bd88e599c77..b0a02e12fe6 100644
> --- a/include/hw/arm/smmu-common.h
> +++ b/include/hw/arm/smmu-common.h
> @@ -91,6 +91,7 @@ typedef struct SMMUTLBEntry {
>      uint8_t level;
>      uint8_t granule;
>      IOMMUAccessFlags parent_perm;
> +    SMMUSecSID sec_sid;
>  } SMMUTLBEntry;
>  
>  /* Stage-2 configuration. */
> -- 
> 2.34.1
> 
> 


  parent reply	other threads:[~2026-02-27 14:46 UTC|newest]

Thread overview: 136+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-02-21 10:02 [RFC v4 00/31] hw/arm/smmuv3: Support Secure state for SMMUv3 Tao Tang
2026-02-21 10:02 ` [RFC v4 01/31] hw/arm/smmuv3-common: Fix incorrect reserved mask for SMMU CR0 register Tao Tang
2026-02-25 20:18   ` Pierrick Bouvier
2026-02-27 14:31   ` Mostafa Saleh
2026-02-21 10:02 ` [RFC v4 02/31] hw/arm/smmuv3: Correct SMMUEN field name in CR0 Tao Tang
2026-02-25 20:18   ` Pierrick Bouvier
2026-02-27 14:31   ` Mostafa Saleh
2026-02-21 10:02 ` [RFC v4 03/31] hw/arm/smmuv3: Introduce secure registers Tao Tang
2026-02-25 20:23   ` Pierrick Bouvier
2026-02-27 14:33   ` Mostafa Saleh
2026-02-21 10:02 ` [RFC v4 04/31] hw/arm/smmuv3: Introduce banked registers for SMMUv3 state Tao Tang
2026-02-25 20:26   ` Pierrick Bouvier
2026-02-27 14:38   ` Mostafa Saleh
2026-03-01 13:44     ` Tao Tang
2026-03-02 10:16       ` Mostafa Saleh
2026-02-21 10:02 ` [RFC v4 05/31] hw/arm/smmuv3: Thread SEC_SID through helper APIs Tao Tang
2026-02-25 20:27   ` Pierrick Bouvier
2026-02-21 10:02 ` [RFC v4 06/31] hw/arm/smmuv3: Track SEC_SID in configs and events Tao Tang
2026-02-25 20:29   ` Pierrick Bouvier
2026-02-27 14:39   ` Mostafa Saleh
2026-03-01 13:53     ` Tao Tang
2026-03-02 10:19       ` Mostafa Saleh
2026-03-02 13:45         ` Eric Auger
2026-03-02 16:13   ` Eric Auger
2026-03-03  7:26     ` Eric Auger via
2026-03-03  7:26       ` Eric Auger via qemu development
2026-03-06 13:56       ` Tao Tang
2026-02-21 10:02 ` [RFC v4 07/31] hw/arm/smmu-common: Add security-aware address space selector Tao Tang
2026-02-25 20:36   ` Pierrick Bouvier
2026-02-21 10:02 ` [RFC v4 08/31] hw/arm/smmuv3: Plumb transaction attributes into config helpers Tao Tang
2026-02-25 20:52   ` Pierrick Bouvier
2026-02-27 15:20     ` Tao Tang
2026-02-27 22:02       ` Pierrick Bouvier
2026-03-02 15:59       ` Eric Auger
2026-02-25 20:55   ` Pierrick Bouvier
2026-02-27 15:35     ` Tao Tang
2026-02-21 10:02 ` [RFC v4 09/31] hw/arm/smmuv3: Enforce Secure stage 2 capability check when decoding STE Tao Tang
2026-02-25 20:52   ` Pierrick Bouvier
2026-02-27 14:39   ` Mostafa Saleh
2026-03-01 14:02     ` Tao Tang
2026-03-02 16:48   ` Eric Auger
2026-03-04 16:09     ` Tao Tang
2026-02-21 10:14 ` [RFC v4 10/31] hw/arm/smmu-common: Key configuration cache on SMMUDevice and SEC_SID Tao Tang
2026-02-25 21:01   ` Pierrick Bouvier
2026-03-02 16:54   ` Eric Auger
2026-03-05 13:42     ` Tao Tang
2026-02-21 10:15 ` [RFC v4 11/31] hw/arm/smmu: Add PTE NS/NSTable helpers Tao Tang
2026-02-25 21:01   ` Pierrick Bouvier
2026-03-02 17:07   ` Eric Auger
2026-03-05 13:22     ` Tao Tang
2026-02-21 10:16 ` [RFC v4 12/31] hw/arm/smmuv3: Store CD NSCFG in TT info Tao Tang
2026-02-25 21:01   ` Pierrick Bouvier
2026-02-27 14:41   ` Mostafa Saleh
2026-03-01 14:21     ` Tao Tang
2026-03-02 10:22       ` Mostafa Saleh
2026-03-02 17:21         ` Eric Auger
2026-03-02 17:18   ` Eric Auger
2026-02-21 10:16 ` [RFC v4 13/31] hw/arm/smmu-common: Add sec_sid field to TLB entries Tao Tang
2026-02-25 21:02   ` Pierrick Bouvier
2026-02-27 14:45   ` Mostafa Saleh [this message]
2026-03-01 15:08     ` Tao Tang
2026-03-02 10:30       ` Mostafa Saleh
2026-03-02 17:34   ` Eric Auger
2026-03-05 14:33     ` Tao Tang
2026-02-21 10:16 ` [RFC v4 14/31] hw/arm/smmu-common: Implement secure state handling in ptw Tao Tang
2026-02-25 21:12   ` Pierrick Bouvier
2026-02-28 14:07     ` Tao Tang
2026-03-03  9:41   ` Eric Auger
2026-03-06 10:39     ` Tao Tang
2026-02-21 10:16 ` [RFC v4 15/31] hw/arm/smmuv3: Tag IOTLB cache keys with SEC_SID Tao Tang
2026-02-25 21:21   ` Pierrick Bouvier
2026-03-03  7:40   ` Eric Auger
2026-03-05 15:54     ` Tao Tang
2026-02-21 10:17 ` [RFC v4 16/31] hw/arm/smmuv3: Plumb SEC_SID through IOMMU notifier path Tao Tang
2026-02-25 21:32   ` Pierrick Bouvier
2026-02-27 14:47   ` Mostafa Saleh
2026-03-01 15:26     ` Tao Tang
2026-03-02 18:26     ` Eric Auger
2026-03-02 19:17       ` Mostafa Saleh
2026-03-03  7:49         ` Eric Auger
2026-03-04 15:34           ` Tao Tang
2026-03-04 16:36             ` Eric Auger
2026-02-21 10:17 ` [RFC v4 17/31] hw/arm/smmuv3: Pass sec_sid into cmdq consume path Tao Tang
2026-02-25 21:35   ` Pierrick Bouvier
2026-03-03 10:14   ` Eric Auger
2026-03-05 14:42     ` Tao Tang
2026-02-21 10:17 ` [RFC v4 18/31] hw/arm/smmuv3: Make evtq producer use SEC_SID Tao Tang
2026-02-25 21:40   ` Pierrick Bouvier
2026-03-03 10:16   ` Eric Auger
2026-02-21 10:17 ` [RFC v4 19/31] hw/arm/smmuv3: Fix CFGI_CD handling when stage-1 is unsupported Tao Tang
2026-02-25 21:40   ` Pierrick Bouvier
2026-02-27 14:49   ` Mostafa Saleh
2026-03-01 12:33     ` Tao Tang
2026-03-02 10:10       ` Mostafa Saleh
2026-03-02 17:47       ` Pierrick Bouvier
2026-03-02 17:53         ` Eric Auger
2026-03-04 13:39           ` Tao Tang
2026-03-02 17:51       ` Eric Auger
2026-03-02 17:55   ` Eric Auger
2026-02-21 10:17 ` [RFC v4 20/31] hw/arm/smmu: Make CMDQ invalidation security-state aware Tao Tang
2026-02-25 21:47   ` Pierrick Bouvier
2026-02-27 15:41     ` Tao Tang
2026-02-21 10:17 ` [RFC v4 21/31] hw/arm/smmuv3: Add access checks for GERROR_IRQ_CFG registers Tao Tang
2026-02-25 21:48   ` Pierrick Bouvier
2026-02-21 10:18 ` [RFC v4 22/31] hw/arm/smmuv3: Add access checks for STRTAB_BASE and CR2 registers Tao Tang
2026-02-25 21:53   ` Pierrick Bouvier
2026-02-21 10:18 ` [RFC v4 23/31] hw/arm/smmuv3: Add access checks for CMDQ and EVENTQ registers Tao Tang
2026-02-25 21:59   ` Pierrick Bouvier
2026-02-27 15:44     ` Tao Tang
2026-02-21 10:18 ` [RFC v4 24/31] hw/arm/smmuv3: Determine register bank from MMIO offset Tao Tang
2026-02-25 22:00   ` Pierrick Bouvier
2026-02-27 14:59   ` Mostafa Saleh
2026-03-01 16:24     ` Tao Tang
2026-02-21 10:18 ` [RFC v4 25/31] hw/arm/smmuv3: Implement SMMU_S_INIT register Tao Tang
2026-02-25 22:01   ` Pierrick Bouvier
2026-02-21 10:18 ` [RFC v4 26/31] hw/arm/smmuv3: Harden security checks in MMIO handlers Tao Tang
2026-02-25 22:03   ` Pierrick Bouvier
2026-02-21 10:18 ` [RFC v4 27/31] hw/pci: Add sec-sid property to PCIDevice Tao Tang
2026-02-25 22:05   ` Pierrick Bouvier
2026-02-21 10:19 ` [RFC v4 28/31] hw/arm/smmuv3: Select sec-sid from PCI property and validate SECURE_IMPL Tao Tang
2026-02-25 22:10   ` Pierrick Bouvier
2026-02-25 22:12   ` Pierrick Bouvier
2026-03-03 10:47   ` Eric Auger
2026-03-06 13:30     ` Tao Tang
2026-03-06 17:29       ` Pierrick Bouvier
2026-03-03 10:48   ` Eric Auger
2026-02-21 10:19 ` [RFC v4 29/31] hw/arm/smmuv3: Initialize the secure register bank Tao Tang
2026-02-25 22:13   ` Pierrick Bouvier
2026-02-21 10:19 ` [RFC v4 30/31] hw/arm/smmuv3: Add secure bank migration and secure-impl property Tao Tang
2026-02-25 22:20   ` Pierrick Bouvier
2026-02-27 16:16     ` Tao Tang
2026-02-27 21:54       ` Pierrick Bouvier
2026-02-21 10:19 ` [RFC v4 31/31] [NOT-MERGE] hw/arm/smmuv3: temporarily enable SEL2 bit and sone other features Tao Tang
2026-02-25 21:31   ` Pierrick Bouvier
2026-02-25 22:07     ` Pierrick Bouvier
2026-02-27 16:13     ` Tao Tang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=aaGuGuevX8HFqx0x@google.com \
    --to=smostafa@google.com \
    --cc=chao.liu.zevorn@gmail.com \
    --cc=chenbaozi@phytium.com.cn \
    --cc=eric.auger@redhat.com \
    --cc=marcel.apfelbaum@gmail.com \
    --cc=mst@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=philmd@linaro.org \
    --cc=pierrick.bouvier@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=tangtao1634@phytium.com.cn \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.