From: Peng Fan <peng.fan@oss.nxp.com>
To: alice.guo@oss.nxp.com
Cc: "NXP i.MX U-Boot Team" <uboot-imx@nxp.com>,
u-boot@lists.denx.de, "Stefano Babic" <sbabic@nabladev.com>,
"Fabio Estevam" <festevam@gmail.com>,
"Tom Rini" <trini@konsulko.com>, "Peng Fan" <peng.fan@nxp.com>,
"Ye Li" <ye.li@nxp.com>,
"Ranjani Vaidyanathan" <ranjani.vaidyanathan@nxp.com>,
"Frank Li" <Frank.Li@nxp.com>,
"Marek Vasut" <marek.vasut+renesas@mailbox.org>,
"Jacky Bai" <ping.bai@nxp.com>,
"Rasmus Villemoes" <ravi@prevas.dk>,
"João Paulo Gonçalves" <joao.goncalves@toradex.com>,
"Patrice Chotard" <patrice.chotard@foss.st.com>,
"Valentin Caron" <valentin.caron@foss.st.com>,
"Vinh Nguyen" <vinh.nguyen.xz@renesas.com>,
"Sam Protsenko" <semen.protsenko@linaro.org>,
"Jindong Yue" <jindong.yue@nxp.com>, "Ji Luo" <ji.luo@nxp.com>,
"Niko Mauno" <niko.mauno@vaisala.com>,
"Sumit Garg" <sumit.garg@oss.qualcomm.com>,
"Adam Ford" <aford173@gmail.com>,
"Frieder Schrempf" <frieder.schrempf@kontron.de>,
"David Zang" <davidzangcs@gmail.com>,
"Andrew Goodbody" <andrew.goodbody@linaro.org>,
"Sumit Garg" <sumit.garg@kernel.org>,
"Shawn Guo" <shawnguo@kernel.org>,
"Marek Vasut" <marex@nabladev.com>,
"Joseph Guo" <qijian.guo@nxp.com>,
"Simon Glass" <sjg@chromium.org>, "Alice Guo" <alice.guo@nxp.com>
Subject: Re: [PATCH v2 01/13] imx9: scmi: Get DDR size through SM SCMI API
Date: Sat, 28 Feb 2026 19:28:33 +0800 [thread overview]
Message-ID: <aaLRYQcI1HRzT8Jp@shlinux89> (raw)
In-Reply-To: <20260228-imx952-v1-1-0a360e7e8cb7@nxp.com>
On Sat, Feb 28, 2026 at 08:22:19AM +0800, alice.guo@oss.nxp.com wrote:
>From: Ye Li <ye.li@nxp.com>
>
>System Manager(SM) has implemented the MISC protocol to retrieve DDR
>information. Using this API, U-Boot can obtain the DDR size dynamically
>instead of relying on static configuration macros.
>
>This change addresses the DDR ECC enabled case, where 1/8 of the total
>DDR size is reserved for ECC data. The scmi_misc_ddrinfo() returns the
>DDR size with EEC overhead already deducted.
>
>Implementation details:
>- Query the DDR size via scmi_misc_ddrinfo()
>- Replace direct REG_DDR_CS[0,1]_BNDS register reads with SCMI call
>- Switch from PHYS_SDRAM[x]_SIZE macros to runtime detection
>- Secure memory size is set to 2GB (0x80000000)
Nit:
I misunderstood in V1, it is 256MB. Drop this line.
>- For backward compatibility with older SM firmware, fall back to
> static PHYS_SDRAM[x]_SIZE configuration if the SCMI call fails
>
>Signed-off-by: Ye Li <ye.li@nxp.com>
>Signed-off-by: Alice Guo <alice.guo@nxp.com>
Otherwise:
Reviewed-by: Peng Fan <peng.fan@nxp.com>
next prev parent reply other threads:[~2026-02-28 15:59 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-02-28 0:22 [PATCH v2 00/13] imx: add i.MX952 support alice.guo
2026-02-28 0:22 ` [PATCH v2 01/13] imx9: scmi: Get DDR size through SM SCMI API alice.guo
2026-02-28 11:28 ` Peng Fan [this message]
2026-02-28 0:22 ` [PATCH v2 02/13] imx95/imx94: Remove board_phys_sdram_size from each board alice.guo
2026-02-28 0:22 ` [PATCH v2 03/13] pinctrl: nxp: Add i.MX952 support alice.guo
2026-02-28 0:22 ` [PATCH v2 04/13] arm: imx: Add i.MX952 CPU type support alice.guo
2026-02-28 0:22 ` [PATCH v2 05/13] imx: ele_ahab: Add i.MX952 support to display_life_cycle() alice.guo
2026-02-28 0:22 ` [PATCH v2 06/13] imx: container: Add i.MX952 support to get_imageset_end() alice.guo
2026-02-28 0:22 ` [PATCH v2 07/13] arm: imx9: Add i.MX952 SoC support alice.guo
2026-02-28 0:22 ` [PATCH v2 08/13] cpu: imx952: Add i.MX952 support alice.guo
2026-02-28 11:30 ` Peng Fan
2026-02-28 0:22 ` [PATCH v2 09/13] arm: imx9: Skip WDG3/WDG4 disable on i.MX952 alice.guo
2026-02-28 11:45 ` Peng Fan
2026-02-28 0:22 ` [PATCH v2 10/13] arm64: dts: freescale: Add initial device tree for i.MX952 alice.guo
2026-02-28 0:22 ` [PATCH v2 11/13] arm64: dts: freescale: Add i.MX952 EVK basic device tree alice.guo
2026-02-28 0:22 ` [PATCH v2 12/13] arm: dts: Add U-Boot device tree for i.MX952 EVK alice.guo
2026-02-28 11:47 ` Peng Fan
2026-02-28 0:22 ` [PATCH v2 13/13] board: nxp: imx952_evk: Add i.MX952 15x15 lpddr4x board support alice.guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aaLRYQcI1HRzT8Jp@shlinux89 \
--to=peng.fan@oss.nxp.com \
--cc=Frank.Li@nxp.com \
--cc=aford173@gmail.com \
--cc=alice.guo@nxp.com \
--cc=alice.guo@oss.nxp.com \
--cc=andrew.goodbody@linaro.org \
--cc=davidzangcs@gmail.com \
--cc=festevam@gmail.com \
--cc=frieder.schrempf@kontron.de \
--cc=ji.luo@nxp.com \
--cc=jindong.yue@nxp.com \
--cc=joao.goncalves@toradex.com \
--cc=marek.vasut+renesas@mailbox.org \
--cc=marex@nabladev.com \
--cc=niko.mauno@vaisala.com \
--cc=patrice.chotard@foss.st.com \
--cc=peng.fan@nxp.com \
--cc=ping.bai@nxp.com \
--cc=qijian.guo@nxp.com \
--cc=ranjani.vaidyanathan@nxp.com \
--cc=ravi@prevas.dk \
--cc=sbabic@nabladev.com \
--cc=semen.protsenko@linaro.org \
--cc=shawnguo@kernel.org \
--cc=sjg@chromium.org \
--cc=sumit.garg@kernel.org \
--cc=sumit.garg@oss.qualcomm.com \
--cc=trini@konsulko.com \
--cc=u-boot@lists.denx.de \
--cc=uboot-imx@nxp.com \
--cc=valentin.caron@foss.st.com \
--cc=vinh.nguyen.xz@renesas.com \
--cc=ye.li@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.