From: Marc Zyngier <maz@kernel.org>
To: Palmer Dabbelt <palmer@dabbelt.com>
Cc: daniel.lezcano@linaro.org, jason@lakedaemon.net,
anup@brainfault.org, Anup Patel <Anup.Patel@wdc.com>,
linux-kernel@vger.kernel.org, Atish Patra <Atish.Patra@wdc.com>,
aou@eecs.berkeley.edu,
Alistair Francis <Alistair.Francis@wdc.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
tglx@linutronix.de, linux-riscv@lists.infradead.org
Subject: Re: [PATCH v5 0/6] New RISC-V Local Interrupt Controller Driver
Date: Fri, 29 May 2020 11:13:58 +0100 [thread overview]
Message-ID: <aeea0ade066fa0fcb4985b860a2ae322@kernel.org> (raw)
In-Reply-To: <mhng-72b70f0c-28d7-425b-b45a-a132cf27e894@palmerdabbelt-glaptop1>
On 2020-05-27 19:47, Palmer Dabbelt wrote:
[...]
> I think it's best if this all goes in through a single tree, as it
> seems more
> work than it's worth to split it up. I'm happy to take it through my
> tree if
> that's OK with the irqchip folks?
This still needs some fixing on patch 3 (the exported symbol is pretty
awful),
but this should definitely go via the RISC-V tree.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
WARNING: multiple messages have this Message-ID (diff)
From: Marc Zyngier <maz@kernel.org>
To: Palmer Dabbelt <palmer@dabbelt.com>
Cc: Anup Patel <Anup.Patel@wdc.com>,
Paul Walmsley <paul.walmsley@sifive.com>,
aou@eecs.berkeley.edu, daniel.lezcano@linaro.org,
tglx@linutronix.de, jason@lakedaemon.net,
Atish Patra <Atish.Patra@wdc.com>,
Alistair Francis <Alistair.Francis@wdc.com>,
anup@brainfault.org, linux-riscv@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v5 0/6] New RISC-V Local Interrupt Controller Driver
Date: Fri, 29 May 2020 11:13:58 +0100 [thread overview]
Message-ID: <aeea0ade066fa0fcb4985b860a2ae322@kernel.org> (raw)
In-Reply-To: <mhng-72b70f0c-28d7-425b-b45a-a132cf27e894@palmerdabbelt-glaptop1>
On 2020-05-27 19:47, Palmer Dabbelt wrote:
[...]
> I think it's best if this all goes in through a single tree, as it
> seems more
> work than it's worth to split it up. I'm happy to take it through my
> tree if
> that's OK with the irqchip folks?
This still needs some fixing on patch 3 (the exported symbol is pretty
awful),
but this should definitely go via the RISC-V tree.
Thanks,
M.
--
Jazz is not dead. It just smells funny...
next prev parent reply other threads:[~2020-05-29 10:14 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-21 13:32 [PATCH v5 0/6] New RISC-V Local Interrupt Controller Driver Anup Patel
2020-05-21 13:32 ` Anup Patel
2020-05-21 13:32 ` [PATCH v5 1/6] RISC-V: self-contained IPI handling routine Anup Patel
2020-05-21 13:32 ` Anup Patel
2020-05-28 23:08 ` Atish Patra
2020-05-28 23:08 ` Atish Patra
2020-05-29 1:37 ` Palmer Dabbelt
2020-05-29 1:37 ` Palmer Dabbelt
2020-05-21 13:32 ` [PATCH v5 2/6] RISC-V: Rename and move plic_find_hart_id() to arch directory Anup Patel
2020-05-21 13:32 ` Anup Patel
2020-05-28 23:09 ` Atish Patra
2020-05-28 23:09 ` Atish Patra
2020-05-29 1:37 ` Palmer Dabbelt
2020-05-29 1:37 ` Palmer Dabbelt
2020-05-21 13:32 ` [PATCH v5 3/6] irqchip: RISC-V per-HART local interrupt controller driver Anup Patel
2020-05-21 13:32 ` Anup Patel
2020-05-29 2:40 ` Palmer Dabbelt
2020-05-29 2:40 ` Palmer Dabbelt
2020-05-29 4:15 ` Anup Patel
2020-05-29 4:15 ` Anup Patel
2020-05-29 10:09 ` Marc Zyngier
2020-05-29 10:09 ` Marc Zyngier
2020-05-29 10:45 ` Anup Patel
2020-05-29 10:45 ` Anup Patel
2020-05-29 11:10 ` Marc Zyngier
2020-05-29 11:10 ` Marc Zyngier
2020-05-29 11:45 ` Anup Patel
2020-05-29 11:45 ` Anup Patel
2020-05-21 13:32 ` [PATCH v5 4/6] clocksource/drivers/timer-riscv: Use per-CPU timer interrupt Anup Patel
2020-05-21 13:32 ` Anup Patel
2020-05-22 13:08 ` Daniel Lezcano
2020-05-22 13:08 ` Daniel Lezcano
2020-05-23 5:15 ` Anup Patel
2020-05-23 5:15 ` Anup Patel
2020-05-29 5:04 ` Atish Patra
2020-05-29 5:04 ` Atish Patra
2020-05-21 13:33 ` [PATCH v5 5/6] RISC-V: Remove do_IRQ() function Anup Patel
2020-05-21 13:33 ` Anup Patel
2020-05-29 0:32 ` Atish Patra
2020-05-29 0:32 ` Atish Patra
2020-05-21 13:33 ` [PATCH v5 6/6] RISC-V: Force select RISCV_INTC for CONFIG_RISCV Anup Patel
2020-05-21 13:33 ` Anup Patel
2020-05-29 0:33 ` Atish Patra
2020-05-29 0:33 ` Atish Patra
2020-05-27 18:47 ` [PATCH v5 0/6] New RISC-V Local Interrupt Controller Driver Palmer Dabbelt
2020-05-27 18:47 ` Palmer Dabbelt
2020-05-29 3:57 ` Anup Patel
2020-05-29 3:57 ` Anup Patel
2020-05-29 4:13 ` Palmer Dabbelt
2020-05-29 4:13 ` Palmer Dabbelt
2020-05-29 4:24 ` Anup Patel
2020-05-29 4:24 ` Anup Patel
2020-05-29 10:13 ` Marc Zyngier [this message]
2020-05-29 10:13 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aeea0ade066fa0fcb4985b860a2ae322@kernel.org \
--to=maz@kernel.org \
--cc=Alistair.Francis@wdc.com \
--cc=Anup.Patel@wdc.com \
--cc=Atish.Patra@wdc.com \
--cc=anup@brainfault.org \
--cc=aou@eecs.berkeley.edu \
--cc=daniel.lezcano@linaro.org \
--cc=jason@lakedaemon.net \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.