From: Sumit Garg <sumit.garg@kernel.org>
To: Balaji Selvanathan <balaji.selvanathan@oss.qualcomm.com>
Cc: u-boot-qcom@groups.io, u-boot@lists.denx.de,
Lukasz Majewski <lukma@denx.de>,
Casey Connolly <casey.connolly@linaro.org>,
Neil Armstrong <neil.armstrong@linaro.org>,
Tom Rini <trini@konsulko.com>,
Aswin Murugan <aswin.murugan@oss.qualcomm.com>,
Stephan Gerhold <stephan.gerhold@linaro.org>,
Varadarajan Narayanan <quic_varada@quicinc.com>,
Peng Fan <peng.fan@nxp.com>,
Jaehoon Chung <jh80.chung@samsung.com>,
Loic Poulain <loic.poulain@oss.qualcomm.com>,
Patrice Chotard <patrice.chotard@foss.st.com>,
Marek Vasut <marek.vasut+renesas@mailbox.org>,
Paul Sajna <sajattack@postmarketos.org>,
Abbarapu Venkatesh Yadav <venkyada@qti.qualcomm.com>
Subject: Re: [PATCH v2 3/3] configs: qcom_defconfig: Limit MMC transfer size to prevent controller timeout
Date: Fri, 1 May 2026 12:28:35 +0530 [thread overview]
Message-ID: <afRPG3rb-Dh3aTPw@sumit-xelite> (raw)
In-Reply-To: <20260421-emmc-v2-3-0ebd3322b676@oss.qualcomm.com>
On Tue, Apr 21, 2026 at 06:30:10PM +0530, Balaji Selvanathan wrote:
> Set CONFIG_SYS_MMC_MAX_BLK_COUNT to 16384 blocks to limit the
> maximum transfer size per operation. This prevents controller timeouts.
>
> Signed-off-by: Balaji Selvanathan <balaji.selvanathan@oss.qualcomm.com>
> ---
> Changes in v2:
> - Set CONFIG_SYS_MMC_MAX_BLK_COUNT to deal with controller timeout.
> ---
> configs/qcom_defconfig | 1 +
> 1 file changed, 1 insertion(+)
Reviewed-by: Sumit Garg <sumit.garg@oss.qualcomm.com>
-Sumit
>
> diff --git a/configs/qcom_defconfig b/configs/qcom_defconfig
> index baad5f09455..315107fd279 100644
> --- a/configs/qcom_defconfig
> +++ b/configs/qcom_defconfig
> @@ -96,6 +96,7 @@ CONFIG_MISC=y
> CONFIG_NVMEM=y
> CONFIG_QCOM_GENI=y
> CONFIG_I2C_EEPROM=y
> +CONFIG_SYS_MMC_MAX_BLK_COUNT=16384
> CONFIG_MMC_SDHCI=y
> CONFIG_MMC_SDHCI_ADMA=y
> CONFIG_MMC_SDHCI_MSM=y
>
> --
> 2.34.1
>
prev parent reply other threads:[~2026-05-01 6:58 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-21 13:00 [PATCH v2 0/3] Enable eMMC and SD card support for QCS615 Balaji Selvanathan
2026-04-21 13:00 ` [PATCH v2 1/3] clk: qcom: qcs615: Add SDCC1 and SDCC2 clock support Balaji Selvanathan
2026-04-21 13:00 ` [PATCH v2 2/3] drivers: mmc: uclass: Set removable flag based on device tree property Balaji Selvanathan
2026-05-01 6:57 ` Sumit Garg
2026-05-05 13:45 ` Casey Connolly
2026-04-21 13:00 ` [PATCH v2 3/3] configs: qcom_defconfig: Limit MMC transfer size to prevent controller timeout Balaji Selvanathan
2026-05-01 6:58 ` Sumit Garg [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=afRPG3rb-Dh3aTPw@sumit-xelite \
--to=sumit.garg@kernel.org \
--cc=aswin.murugan@oss.qualcomm.com \
--cc=balaji.selvanathan@oss.qualcomm.com \
--cc=casey.connolly@linaro.org \
--cc=jh80.chung@samsung.com \
--cc=loic.poulain@oss.qualcomm.com \
--cc=lukma@denx.de \
--cc=marek.vasut+renesas@mailbox.org \
--cc=neil.armstrong@linaro.org \
--cc=patrice.chotard@foss.st.com \
--cc=peng.fan@nxp.com \
--cc=quic_varada@quicinc.com \
--cc=sajattack@postmarketos.org \
--cc=stephan.gerhold@linaro.org \
--cc=trini@konsulko.com \
--cc=u-boot-qcom@groups.io \
--cc=u-boot@lists.denx.de \
--cc=venkyada@qti.qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.