All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Ville Syrjälä" <ville.syrjala@linux.intel.com>
To: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Cc: intel-gfx@lists.freedesktop.org, intel-xe@lists.freedesktop.org
Subject: Re: [PATCH 10/11] drm/i915/dp: Enable AS SDP whenever VRR is possible or PR !async
Date: Tue, 26 May 2026 17:04:49 +0300	[thread overview]
Message-ID: <ahWogS4DDNpXFj4U@intel.com> (raw)
In-Reply-To: <20260526064309.585054-1-ankit.k.nautiyal@intel.com>

On Tue, May 26, 2026 at 12:13:09PM +0530, Ankit Nautiyal wrote:
> Currently AS SDP is only configured when VRR is enabled.
> With optimized guardband, we also need to account for wakeup time and other
> relevant details that depend on the AS SDP position whenever AS SDP is
> enabled. If a feature enabling AS SDP gets turned on later (after modeset),
> the guardband might not be sufficient and may need to increase, triggering
> a full modeset.
> 
> Additionally, for Panel Replay with Aux-less ALPM where the sink does
> not support asynchronous video timing in PR active, the source must
> keep transmitting Adaptive-Sync SDPs while PR is active.
> 
> So, always send AS SDP whenever there is a possibility to use it for VRR
> OR for Panel Replay for synchronization.
> 
> v2: Check if AS SDP can be used for synchronization for VRR or PR. (Ville)
> v3: Use intel_psr_needs_alpm_aux_less() instead of
>     intel_alpm_is_alpm_aux_less() to avoid including the LOBF case. (Ville)
>     Modify the commit message and subject.
> 
> Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_dp.c | 6 +++++-
>  1 file changed, 5 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_dp.c b/drivers/gpu/drm/i915/display/intel_dp.c
> index a3aa0dadf0e1..87d7857fbafa 100644
> --- a/drivers/gpu/drm/i915/display/intel_dp.c
> +++ b/drivers/gpu/drm/i915/display/intel_dp.c
> @@ -3181,7 +3181,11 @@ static bool intel_dp_needs_as_sdp(struct intel_dp *intel_dp,
>  	if (drm_dp_is_branch(intel_dp->dpcd))
>  		return false;
>  
> -	return crtc_state->vrr.enable;
> +	if (intel_psr_needs_alpm_aux_less(intel_dp, crtc_state) &&

That depends on stuff computed by intel_psr_compute_config() but
currently that is called after intel_dp_compute_as_sdp() (which
is where intel_dp_needs_as_sdp() gets called). I can't immediately
see any other dependencies between those two functions so looks
like we could just reorder the calls.

> +	    !intel_psr_pr_async_video_timing_supported(intel_dp))
> +		return true;
> +
> +	return intel_vrr_possible(crtc_state);
>  }
>  
>  static void intel_dp_compute_as_sdp(struct intel_dp *intel_dp,
> -- 
> 2.45.2

-- 
Ville Syrjälä
Intel

  reply	other threads:[~2026-05-26 14:04 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-25  5:22 [PATCH 00/11] Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 01/11] drm/i915/psr: Add helper to get Async Video timing support in PR active Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 02/11] drm/i915/dp: Add member to intel_dp to store AS SDP v2 support Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 03/11] drm/i915/dp: Allow AS SDP only if v2 is supported Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 04/11] drm/i915/psr: Write the PR config DPCDs in burst mode Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 05/11] drm/i915/display: Add helper for AS SDP transmission time selection Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 06/11] drm/i915/psr: Program Panel Replay CONFIG3 using AS SDP transmission time Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 07/11] drm/i915/dp: Set relevant Downspread Ctrl DPCD bits for PR + Auxless ALPM Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 08/11] drm/i915/dp: Program AS SDP DB[1:0] for PR with Link off Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 09/11] drm/i915/dp: Compute and include coasting vtotal for AS SDP Ankit Nautiyal
2026-05-25  5:22 ` [PATCH 10/11] drm/i915/dp: Enable AS SDP whenever VRR is possible Ankit Nautiyal
2026-05-25 14:24   ` Ville Syrjälä
2026-05-26  6:43   ` [PATCH 10/11] drm/i915/dp: Enable AS SDP whenever VRR is possible or PR !async Ankit Nautiyal
2026-05-26 14:04     ` Ville Syrjälä [this message]
2026-05-26 15:15       ` Nautiyal, Ankit K
2026-05-25  5:22 ` [PATCH 11/11] drm/i915/dp: Account for AS_SDP guardband only when enabled Ankit Nautiyal
2026-05-25  6:05 ` ✓ CI.KUnit: success for Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM (rev4) Patchwork
2026-05-25  6:43 ` ✓ i915.CI.BAT: " Patchwork
2026-05-25  6:43 ` ✓ Xe.CI.BAT: " Patchwork
2026-05-25  8:58 ` ✓ Xe.CI.FULL: " Patchwork
2026-05-25 11:12 ` ✗ i915.CI.Full: failure " Patchwork
2026-05-26  7:07 ` ✓ CI.KUnit: success for Fix Adaptive-Sync SDP for PR with Link ON + Auxless-ALPM (rev5) Patchwork
2026-05-26  7:48 ` ✓ i915.CI.BAT: " Patchwork
2026-05-26  7:52 ` ✓ Xe.CI.BAT: " Patchwork
2026-05-26  9:03 ` ✓ Xe.CI.FULL: " Patchwork
2026-05-26 11:35 ` ✓ i915.CI.Full: " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ahWogS4DDNpXFj4U@intel.com \
    --to=ville.syrjala@linux.intel.com \
    --cc=ankit.k.nautiyal@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=intel-xe@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.