From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C9E2314A8E for ; Tue, 23 Jun 2026 16:29:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782232180; cv=none; b=ASi1sE4FShNV+koYjqQf+o8fHw6vOz8AonwExgoJOYzrDLkp832VhHMsuEiDul21Rb4LguUqtF3ihaDzPQmtMYOH5fiZ0mHvf6lsQ/vMGHblUFqBM3x94Ef+vilwaJvz3ZsDYE0CWueYmKd/3Bb/s0BcV4rvHDb0dFs16Ye+BCc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1782232180; c=relaxed/simple; bh=7ujmsBA5+L1gVDaAwGBfYcLPvIvGU0sm+alvenY0KbE=; h=Date:From:To:Cc:Subject:Message-ID:MIME-Version:Content-Type: Content-Disposition; b=H/QxwT85VMDQmBA64r1cKPerx6ARmFiZPQ6cAoxdOV5hLRXRd+wdotwTOCLwau1PM5d3boJ6xEJj+o0qaMfSn//uN2CM01zHSehBrveL/AMiEYVEk+zR6t+iOgsOGThNkQGMWg2LyTHiF1k8SzkhI8SMgU7qXoy/Ie/541lvNOI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=YLlyDtpW; arc=none smtp.client-ip=100.103.45.18 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="YLlyDtpW" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 6397E1F000E9; Tue, 23 Jun 2026 16:29:38 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1782232178; bh=aL4lVniI0XSyCLtTnFVybr7anPbZGQKyn1klyGKMbIs=; h=Date:From:To:Cc:Subject; b=YLlyDtpWSekoFqzE3p9K3LqJ9wMI6MmFi0m9BaEvhpKtQm6TMjcDKrzmV3ySa0CFn DMCud6OcOhetoUpn8MA5Q9vAwZ1TRJHAvc/q8YG6Eqr6KVnn3HZSxP9nVYVKDC9LR0 01v4q9MMOI36LV/wmrhvqPfFjsq2fbhItVVzyFg8nf+HEFD9exGBqK+arm12A9V0He hLpy5Fez0V1dx3vH3BusNviUebJLN/rtUE2UfRN/JYE5f/VREC7cI7k9WMY3Ca+4c5 Dtu1PbZt9nvMoXSds0DFn3zn+ZQRrNF1nMJw6JK2Nxyt6IZ/+LnZJdC40XZVLWoPWv cW1MOuUDGxGQw== Date: Tue, 23 Jun 2026 18:29:36 +0200 From: Vinod Koul To: Linus Torvalds Cc: LKML Subject: [GIT PULL]: dmaengine updates for v7.2 Message-ID: Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="NDl2ma3BPBxqHfzq" Content-Disposition: inline --NDl2ma3BPBxqHfzq Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable Hello Linus, Last one for the evening, Please pull to fetch updates for dmaengine. This includes couple of API refactor and new driver support and usual round of driver improvements in subsystem. The following changes since commit 254f49634ee16a731174d2ae34bc50bd5f45e731: Linux 7.1-rc1 (2026-04-26 14:19:00 -0700) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/vkoul/dmaengine.git tags/dm= aengine-7.2-rc1 for you to fetch changes up to 7524fe142b5a772f8421aeee2132cf7e21a00103: dt-bindings: dma: snps,dw-axi-dmac: Add fallback compatible for CV1800B (= 2026-06-11 11:14:50 +0530) ---------------------------------------------------------------- dmaengine updates for v7.2 Core: - New devm_of_dma_controller_register() API - Refactor devm_dma_request_chan() API New Support: - Loongson Multi-Channel DMA controller support - Renesas RZ/{T2H,N2H} support - Dw CV1800B DMA support - Switchtec DMA engine driver Updates: - Xilinx AXI dma binding conversion - Renesas CHCTRL register read updates - AMD MDB Endpoint and non-LL mode Support - AXI dma handling of SW and HW cyclic transfers termination - Intel ioatdma and idxd driver updates ---------------------------------------------------------------- Abel Vesa (1): dt-bindings: dma: qcom,gpi: Document the Eliza GPI DMA engine Adrian Ng Ho Yin (1): dmaengine: altera-msgdma: Use memcpy_toio for descriptor FIFO writes Akhil R (8): dt-bindings: dma: nvidia,tegra186-gpc-dma: Make reset optional dt-bindings: dma: nvidia,tegra186-gpc-dma: Add iommu-map property dmaengine: tegra: Make reset control optional dmaengine: tegra: Use struct for register offsets dmaengine: tegra: Support address width > 39 bits dmaengine: tegra: Use managed DMA controller registration dmaengine: tegra: Use iommu-map for stream ID dmaengine: tegra: Add Tegra264 support Claudiu Beznea (18): dmaengine: sh: rz-dmac: Move interrupt request after everything is se= t up dmaengine: sh: rz-dmac: Fix incorrect NULL check for list_first_entry= () dmaengine: sh: rz-dmac: Use list_first_entry_or_null() dmaengine: sh: rz-dmac: Use rz_dmac_disable_hw() dmaengine: sh: rz-dmac: Add helper to compute the lmdesc address dmaengine: sh: rz-dmac: Save the start LM descriptor dmaengine: sh: rz-dmac: Add helper to check if the channel is enabled dmaengine: sh: rz-dmac: Add helper to check if the channel is paused dmaengine: sh: rz-dmac: Use virt-dma APIs for channel descriptor proc= essing dmaengine: sh: rz-dmac: Refactor pause/resume code dmaengine: sh: rz-dmac: Drop the update of channel->chctrl with CHCTR= L_SETEN dmaengine: sh: rz-dmac: Add cyclic DMA support dmaengine: sh: rz-dmac: Adjust rz_dmac_chan_get_residue() to return e= rror codes dmaengine: sh: rz-dmac: Add runtime PM support dmaengine: sh: rz-dmac: Add suspend to RAM support ASoC: renesas: rz-ssi: Add pause support ASoC: renesas: rz-ssi: Use generic PCM dmaengine APIs dmaengine: sh: rz-dmac: Set the Link End (LE) bit on the last descrip= tor Devendra K Verma (2): dmaengine: dw-edma: Add Xilinx CPM6-DMA DeviceID dmaengine: dw-edma: Remove dw_edma_add_irq_mask() Frank Li (1): dmaengine: dw-edma: Add spinlock to protect DONE_INT_MASK and ABORT_I= NT_MASK Guodong Xu (3): dt-bindings: dmaengine: Add SpacemiT K3 DMA compatible string dmaengine: mmp_pdma: refactor DRCMR access with helper function dmaengine: mmp_pdma: add SpacemiT K3 support Hungyu Lin (1): dmaengine: qcom: hidma: use sysfs_emit() in sysfs show callbacks Icenowy Zheng (1): dmaengine: qcom: gpi: set DMA_PRIVATE capability Inochi Amaoto (1): dt-bindings: dma: snps,dw-axi-dmac: Add fallback compatible for CV180= 0B John Madieu (2): irqchip/renesas-rzv2h: Add DMA ACK signal routing support dmaengine: sh: rz-dmac: Add DMA ACK signal routing support Joy Zou (1): dt-bindings: dma: fsl-edma: add dma-channel-mask property description Kartik Rajput (1): dmaengine: tegra: Fix burst size calculation Koichiro Den (1): dmaengine: dw-edma-pcie: Reject devices without driver data Krzysztof Kozlowski (2): dmaengine: Move MODULE_DEVICE_TABLE next to the table itself dmaengine: qcom: Unify user-visible "Qualcomm" name Kuldeep Singh (2): dt-bindings: dma: qcom,bam-dma: Document BAM v2.0.0 compatible dmaengine: qcom: bam_dma: Add support for BAM v2.0.0 Niravkumar L Rabara (1): dmaengine: dw-axi-dmac: drop redundant DMAC enable in block start Nuno S=E1 (4): dmaengine: Fix possible use after free dmaengine: dma-axi-dmac: Properly free struct axi_dmac_desc dmaengine: dma-axi-dmac: Drop struct clk from main struct dmaengine: dma-axi-dmac: use DMA pool to manange DMA descriptor Peter Ujfalusi (1): MAINTAINERS: dmaengine/ti: Remove myself and add Vignesh as maintainer Rosen Penev (2): dmaengine: ste_dma40: turn d40_base phy_chans into a flexible array dmaengine: dmatest: split struct dmatest_info from variable declarati= on Sheetal (1): dmaengine: tegra210-adma: Add error logging on failure paths Shengjiu Wang (1): dmaengine: imx-sdma: Refine spba bus searching in probe Tze Yee Ng (1): dmaengine: dw-axi-dmac: fix PM for system sleep and channel alloc Uwe Kleine-K=F6nig (The Capable Hub) (2): dmaengine: cirrus: Drop left-over from platform probing dmaengine: nbpfaxi: Drop unused platform_device_id array Vladimir Zapolskiy (1): dmaengine: iop32x-adma: Remove a leftover header file Xueyao An (2): dt-bindings: dma: qcom,gpi: Document GPI DMA engine for Hawi SoC dt-bindings: dma: qcom,gpi: Document GPI DMA engine for Shikra SoC .../devicetree/bindings/dma/fsl,edma.yaml | 9 + .../bindings/dma/nvidia,tegra186-gpc-dma.yaml | 32 +- .../devicetree/bindings/dma/qcom,bam-dma.yaml | 21 + .../devicetree/bindings/dma/qcom,gpi.yaml | 3 + .../devicetree/bindings/dma/snps,dw-axi-dmac.yaml | 5 +- .../devicetree/bindings/dma/spacemit,k1-pdma.yaml | 4 +- MAINTAINERS | 2 +- drivers/dma/altera-msgdma.c | 24 +- drivers/dma/dma-axi-dmac.c | 77 +- drivers/dma/dmaengine.c | 3 +- drivers/dma/dmatest.c | 6 +- drivers/dma/dw-axi-dmac/dw-axi-dmac-platform.c | 13 +- drivers/dma/dw-edma/dw-edma-core.c | 11 - drivers/dma/dw-edma/dw-edma-core.h | 2 +- drivers/dma/dw-edma/dw-edma-pcie.c | 19 + drivers/dma/dw-edma/dw-edma-v0-core.c | 6 + drivers/dma/ep93xx_dma.c | 7 - drivers/dma/hisi_dma.c | 2 +- drivers/dma/imx-sdma.c | 4 +- drivers/dma/mmp_pdma.c | 37 +- drivers/dma/nbpfaxi.c | 15 - drivers/dma/pch_dma.c | 2 +- drivers/dma/qcom/Kconfig | 8 +- drivers/dma/qcom/bam_dma.c | 30 + drivers/dma/qcom/gpi.c | 1 + drivers/dma/qcom/hidma.c | 6 +- drivers/dma/qcom/hidma_mgmt_sys.c | 23 +- drivers/dma/sh/rz-dmac.c | 906 +++++++++++++++--= ---- drivers/dma/ste_dma40.c | 14 +- drivers/dma/tegra186-gpc-dma.c | 436 ++++++---- drivers/dma/tegra210-adma.c | 63 +- drivers/irqchip/irq-renesas-rzv2h.c | 40 + include/linux/irqchip/irq-renesas-rzv2h.h | 5 + include/linux/platform_data/dma-iop32x.h | 110 --- sound/soc/renesas/Kconfig | 1 + sound/soc/renesas/rz-ssi.c | 399 ++++----- 36 files changed, 1408 insertions(+), 938 deletions(-) delete mode 100644 include/linux/platform_data/dma-iop32x.h --=20 ~Vinod --NDl2ma3BPBxqHfzq Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEE+vs47OPLdNbVcHzyfBQHDyUjg0cFAmo6tHAACgkQfBQHDyUj g0e8YA//ZfT+P1uIdngzkKRSWTe7AqwS+CjMtgWLdjC4UNPUoYouHWC42BKPGv9L X70lrGpUIf7ICxlMah1E/vAT4kV1x/znMw1T0URz0qa98GNpPJGsn0ZAHTutY3Kw lXNbCUT1ei8xYzEylW11itjzeIcyWEjBo13ikKre0Nqde7NcW2OTAIC1mz5WgVsR WGUOvf01hkB0by1GOodLV248AOozlOvX60fee3YnjRlddb+H9ibFQSiMH9ndUofB v5CyBIk15/BXWfnQQAjIziI4lKK1XXXVgIPmWUte4gqbT8bfSF/NP8my/4rQAGAK JyyT4CfmpJtJ8UAaVK7Qjb2oM+mC+YkNYs10+yQUQyIVhcggB1ZT0LRb08raCgAP Zrv8PcLmiuOtbLpz2wyQ+eBxEZyR2Jvi7x1qKNcy5hg73nEw2hwFkZgXC0c1QVXF /nVpstL1lCmmgUql6lwZwENt4IbwYtvxlvl1BQdU3LZ+NW3wKT7k1lMzplTYnBcB h+Dq3O8EwQZi/uyWZpqjgFMus0pbqW9RCTpHhxOqG+KJahz9iq2vp7nauzAA6SSC /XWaIzwJjf5d5hZqwBS8b0VbG9hklE3kGUaaXD1wQBIFE6oew/oxfNSZp/skitrP bz2GZDXHEwLKfhQ4Iv5Se4GXNxInTROi6YY3Oinw7vUGUvP3qdw= =h9CP -----END PGP SIGNATURE----- --NDl2ma3BPBxqHfzq--