All of lore.kernel.org
 help / color / mirror / Atom feed
From: Matthew Brost <matthew.brost@intel.com>
To: Niranjana Vishwanathapura <niranjana.vishwanathapura@intel.com>
Cc: <tilak.tirumalesh.tangudu@intel.com>, <intel-xe@lists.freedesktop.org>
Subject: Re: [PATCH 2/3] drm/xe/tlb_inval: add xe_tlb_inval_ggtt_full() GGTT invalidation helper
Date: Thu, 27 Aug 2026 10:12:05 -0700	[thread overview]
Message-ID: <apBv5Vt5hLemE01L@gsse-cloud1.jf.intel.com> (raw)
In-Reply-To: <apBs0FYndOJF1wVt@nvishwa1-desk>

On Thu, Aug 27, 2026 at 09:58:56AM -0700, Niranjana Vishwanathapura wrote:
> On Thu, Aug 27, 2026 at 01:50:10PM +0530, tilak.tirumalesh.tangudu@intel.com wrote:
> > From: Tangudu Tilak Tirumalesh <tilak.tirumalesh.tangudu@intel.com>
> > 
> > Add xe_tlb_inval_ggtt_full() and its GuC backend
> > send_tlb_inval_ggtt_full() for full engine TLB invalidation
> > within the requesting VF across all engines.
> > 
> > v2:
> > - Refactor with new helper xe_tlb_inval_issue_op_wait() and address
> >  nits (Niranjana)
> > v3:
> > - Avoid TOCTOU issue around CT state (Matt Brost)
> > v4:
> > - Propagate real send errors instead of masking as -ECANCELED (Sashiko)
> > v5:
> > - Handle -ENOTRECOVERABLE (wedged), drop redundant -ECANCELED
> >  (Matt Brost, Niranjana)
> > 
> > Assisted-by: Claude:claude-opus-4-8
> > Signed-off-by: Tangudu Tilak Tirumalesh <tilak.tirumalesh.tangudu@intel.com>
> > ---
> > drivers/gpu/drm/xe/xe_guc_tlb_inval.c   | 29 +++++++++++++++++
> > drivers/gpu/drm/xe/xe_tlb_inval.c       | 42 +++++++++++++++++++++----
> > drivers/gpu/drm/xe/xe_tlb_inval.h       |  1 +
> > drivers/gpu/drm/xe/xe_tlb_inval_types.h | 10 ++++++
> > 4 files changed, 76 insertions(+), 6 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/xe/xe_guc_tlb_inval.c b/drivers/gpu/drm/xe/xe_guc_tlb_inval.c
> > index 046d0655122f..111fef781b2a 100644
> > --- a/drivers/gpu/drm/xe/xe_guc_tlb_inval.c
> > +++ b/drivers/gpu/drm/xe/xe_guc_tlb_inval.c
> > @@ -98,6 +98,33 @@ static int send_tlb_inval_ggtt(struct xe_tlb_inval *tlb_inval, u32 seqno)
> > 	return -ECANCELED;
> > }
> > 
> > +/*
> > + * Emit INVAL_FULL (intra vf) to invalidate engine TLBs across all engines
> > + * within the VF.
> > + */
> > +static int send_tlb_inval_ggtt_full(struct xe_tlb_inval *tlb_inval, u32 seqno)
> > +{
> > +	struct xe_guc *guc = tlb_inval->private;
> > +	u32 action[] = {
> > +		XE_GUC_ACTION_TLB_INVALIDATION,
> > +		seqno,
> > +		MAKE_INVAL_OP(XE_GUC_TLB_INVAL_FULL),
> > +	};
> > +	int ret;
> > +
> > +	ret = send_tlb_inval(guc, action, ARRAY_SIZE(action));
> > +
> > +	/*
> > +	 * send_tlb_inval() may return -ENODEV (CT disabled at cold boot) or
> > +	 * -ENOTRECOVERABLE (device wedged); nothing runs on the engines in
> > +	 * either case, so treat as cancelled.
> > +	 */
> > +	if (ret == -ENODEV || ret == -ENOTRECOVERABLE)
> > +		return -ECANCELED;
> 
> I am not sure about ENOTRECOVERABLE check here. Other invalidation
> functions don't have it, and I am not sure if wedged is considered

I think that an oversight that when the ENOTRECOVERABLE wedge changed
merged, this code didn't get updated.

> mid-reset as the document for tlb functions says for ECANCELED.
> I saw Matt mentioned that ENOTRECOVERABLE check might get a revert?

I think it will revert sooner or later, but it is in current code, so
at moment I believe is correct.

Let's just keep on Raag's patch that will revert this and if it merges,
we adjust this code.

With that:
Reviewed-by: Matthew Brost <matthew.brost@intel.com>

> I will leave it for Matt to review this part.
> 
> Other than that, patch looks good.
> Acked-by: Niranjana Vishwanathapura <niranjana.vishwanathapura@intel.com>
> 
> 
> > +
> > +	return ret;
> > +}
> > +
> > static int send_page_reclaim(struct xe_guc *guc, u32 seqno,
> > 			     u64 gpu_addr)
> > {
> > @@ -346,6 +373,7 @@ static long tlb_inval_timeout_delay(struct xe_tlb_inval *tlb_inval)
> > static const struct xe_tlb_inval_ops guc_tlb_inval_asid_ops = {
> > 	.all = send_tlb_inval_all,
> > 	.ggtt = send_tlb_inval_ggtt,
> > +	.ggtt_full = send_tlb_inval_ggtt_full,
> > 	.ppgtt = send_tlb_inval_asid_ppgtt,
> > 	.initialized = tlb_inval_initialized,
> > 	.flush = tlb_inval_flush,
> > @@ -354,6 +382,7 @@ static const struct xe_tlb_inval_ops guc_tlb_inval_asid_ops = {
> > 
> > static const struct xe_tlb_inval_ops guc_tlb_inval_ctx_ops = {
> > 	.ggtt = send_tlb_inval_ggtt,
> > +	.ggtt_full = send_tlb_inval_ggtt_full,
> > 	.all = send_tlb_inval_all,
> > 	.ppgtt = send_tlb_inval_ctx_ppgtt,
> > 	.initialized = tlb_inval_initialized,
> > diff --git a/drivers/gpu/drm/xe/xe_tlb_inval.c b/drivers/gpu/drm/xe/xe_tlb_inval.c
> > index bbd21d393062..7c3bf32d9258 100644
> > --- a/drivers/gpu/drm/xe/xe_tlb_inval.c
> > +++ b/drivers/gpu/drm/xe/xe_tlb_inval.c
> > @@ -301,26 +301,56 @@ int xe_tlb_inval_all(struct xe_tlb_inval *tlb_inval,
> > }
> > 
> > /**
> > - * xe_tlb_inval_ggtt() - Issue a TLB invalidation for the GGTT
> > + * xe_tlb_inval_issue_op_wait() - Issue a TLB invalidation and wait
> >  * @tlb_inval: TLB invalidation client
> > - *
> > - * Issue a TLB invalidation for the GGTT. Completion of TLB is asynchronous and
> > - * caller can use the invalidation fence to wait for completion.
> > + * @op: backend invalidation hook to issue
> >  *
> >  * Return: 0 on success, negative error code on error
> >  */
> > -int xe_tlb_inval_ggtt(struct xe_tlb_inval *tlb_inval)
> > +static int xe_tlb_inval_issue_op_wait(struct xe_tlb_inval *tlb_inval,
> > +				      int (*op)(struct xe_tlb_inval *tlb_inval, u32 seqno))
> > {
> > 	struct xe_tlb_inval_fence fence, *fence_ptr = &fence;
> > 	int ret;
> > 
> > 	xe_tlb_inval_fence_init(tlb_inval, fence_ptr, true);
> > -	ret = xe_tlb_inval_issue(tlb_inval, fence_ptr, tlb_inval->ops->ggtt);
> > +	ret = xe_tlb_inval_issue(tlb_inval, fence_ptr, op);
> > 	xe_tlb_inval_fence_wait(fence_ptr);
> > 
> > 	return ret;
> > }
> > 
> > +/**
> > + * xe_tlb_inval_ggtt() - Issue a TLB invalidation for the GGTT
> > + * @tlb_inval: TLB invalidation client
> > + *
> > + * Issue a TLB invalidation for the GGTT. Completion of TLB is asynchronous and
> > + * caller can use the invalidation fence to wait for completion.
> > + *
> > + * Return: 0 on success, negative error code on error
> > + */
> > +int xe_tlb_inval_ggtt(struct xe_tlb_inval *tlb_inval)
> > +{
> > +	return xe_tlb_inval_issue_op_wait(tlb_inval, tlb_inval->ops->ggtt);
> > +}
> > +
> > +/**
> > + * xe_tlb_inval_ggtt_full() - Full engine TLB invalidation within a VF
> > + * @tlb_inval: TLB invalidation client
> > + *
> > + * Issue INVAL_FULL (intra vf) to flush engine TLBs across all engines
> > + * within the requesting VF.
> > + *
> > + * Return: 0 on success, negative error code on error
> > + */
> > +int xe_tlb_inval_ggtt_full(struct xe_tlb_inval *tlb_inval)
> > +{
> > +	if (!tlb_inval->ops->ggtt_full)
> > +		return -EOPNOTSUPP;
> > +
> > +	return xe_tlb_inval_issue_op_wait(tlb_inval, tlb_inval->ops->ggtt_full);
> > +}
> > +
> > /**
> >  * xe_tlb_inval_range() - Issue a TLB invalidation for an address range
> >  * @tlb_inval: TLB invalidation client
> > diff --git a/drivers/gpu/drm/xe/xe_tlb_inval.h b/drivers/gpu/drm/xe/xe_tlb_inval.h
> > index a76b7823a5f2..665072b4b81d 100644
> > --- a/drivers/gpu/drm/xe/xe_tlb_inval.h
> > +++ b/drivers/gpu/drm/xe/xe_tlb_inval.h
> > @@ -20,6 +20,7 @@ void xe_tlb_inval_reset(struct xe_tlb_inval *tlb_inval);
> > int xe_tlb_inval_all(struct xe_tlb_inval *tlb_inval,
> > 		     struct xe_tlb_inval_fence *fence);
> > int xe_tlb_inval_ggtt(struct xe_tlb_inval *tlb_inval);
> > +int xe_tlb_inval_ggtt_full(struct xe_tlb_inval *tlb_inval);
> > void xe_tlb_inval_vm(struct xe_tlb_inval *tlb_inval, struct xe_vm *vm);
> > int xe_tlb_inval_range(struct xe_tlb_inval *tlb_inval,
> > 		       struct xe_tlb_inval_fence *fence,
> > diff --git a/drivers/gpu/drm/xe/xe_tlb_inval_types.h b/drivers/gpu/drm/xe/xe_tlb_inval_types.h
> > index 3d1797d186fd..d77be1aedc91 100644
> > --- a/drivers/gpu/drm/xe/xe_tlb_inval_types.h
> > +++ b/drivers/gpu/drm/xe/xe_tlb_inval_types.h
> > @@ -36,6 +36,16 @@ struct xe_tlb_inval_ops {
> > 	 */
> > 	int (*ggtt)(struct xe_tlb_inval *tlb_inval, u32 seqno);
> > 
> > +	/**
> > +	 * @ggtt_full: Full engine TLB invalidation within a VF
> > +	 * @tlb_inval: TLB invalidation client
> > +	 * @seqno: Seqno of TLB invalidation
> > +	 *
> > +	 * Return 0 on success, -ECANCELED if backend is mid-reset, error on
> > +	 * failure
> > +	 */
> > +	int (*ggtt_full)(struct xe_tlb_inval *tlb_inval, u32 seqno);
> > +
> > 	/**
> > 	 * @ppgtt: Invalidate per-process translation TLBs
> > 	 * @tlb_inval: TLB invalidation client
> > -- 
> > 2.46.0
> > 

  reply	other threads:[~2026-08-27 17:12 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-27  8:20 [PATCH 0/3] drm/xe/ggtt: fix stale GGTT mappings on unmap tilak.tirumalesh.tangudu
2026-08-27  8:20 ` [PATCH 1/3] drm/xe/ggtt: fault on unmapped GGTT for multi-queue platforms tilak.tirumalesh.tangudu
2026-08-27 17:12   ` Matthew Brost
2026-08-27  8:20 ` [PATCH 2/3] drm/xe/tlb_inval: add xe_tlb_inval_ggtt_full() GGTT invalidation helper tilak.tirumalesh.tangudu
2026-08-27 16:58   ` Niranjana Vishwanathapura
2026-08-27 17:12     ` Matthew Brost [this message]
2026-08-27  8:20 ` [PATCH 3/3] drm/xe/ggtt: invalidate engine GGTT TLBs for multi-queue GTs tilak.tirumalesh.tangudu
2026-08-27  8:28 ` ✓ CI.KUnit: success for drm/xe/ggtt: fix stale GGTT mappings on unmap (rev5) Patchwork
2026-08-27  9:22 ` ✓ Xe.CI.BAT: " Patchwork
2026-08-27 10:49 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-08-27 17:26   ` Tangudu, Tilak Tirumalesh
2026-08-28 20:57     ` Lin, Shuicheng
  -- strict thread matches above, loose matches on Subject: below --
2026-08-26 11:25 [PATCH 0/3] drm/xe/ggtt: fix stale GGTT mappings on unmap tilak.tirumalesh.tangudu
2026-08-26 11:25 ` [PATCH 2/3] drm/xe/tlb_inval: add xe_tlb_inval_ggtt_full() GGTT invalidation helper tilak.tirumalesh.tangudu
2026-08-26 19:30   ` Niranjana Vishwanathapura
2026-08-26 19:48     ` Matthew Brost
2026-08-26 19:50       ` Matthew Brost
2026-08-27  6:30         ` Tangudu, Tilak Tirumalesh
2026-08-26 10:31 [PATCH 0/3] drm/xe/ggtt: fix stale GGTT mappings on unmap tilak.tirumalesh.tangudu
2026-08-26 10:31 ` [PATCH 2/3] drm/xe/tlb_inval: add xe_tlb_inval_ggtt_full() GGTT invalidation helper tilak.tirumalesh.tangudu
2026-08-26 10:47   ` sashiko-bot
2026-08-24 16:34 [PATCH 0/3] drm/xe/ggtt: fix stale GGTT mappings on unmap tilak.tirumalesh.tangudu
2026-08-24 16:34 ` [PATCH 2/3] drm/xe/tlb_inval: add xe_tlb_inval_ggtt_full() GGTT invalidation helper tilak.tirumalesh.tangudu
2026-08-24 18:20   ` Niranjana Vishwanathapura
2026-08-25 18:08   ` Matthew Brost

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=apBv5Vt5hLemE01L@gsse-cloud1.jf.intel.com \
    --to=matthew.brost@intel.com \
    --cc=intel-xe@lists.freedesktop.org \
    --cc=niranjana.vishwanathapura@intel.com \
    --cc=tilak.tirumalesh.tangudu@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.