From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=209.85.221.48 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1792487080; b=0nQLFzqqRGLgSZSoojdn5VMHYgnMpwfY9NDvdkj3v+FZ+cNUSj+VDP29iTzIHnnyPf3O CZCKg11/SrvJr+8aGYXUjHYCORQvbYKEcejbCbXp/lvsXny2UlfUML6PNlcfguw/TIGhF HsTNa9BEpBjPfAk7KSmMpdf57e8bXy7Ri8yDC8oF4c9Hq4cF9SkY73Nj/CES47enlMgY/ 8pz7iMg5u56MeRTTpR36cazqQ8GbBZSZbrZrPObnOSVlF/5h5MTz7agBMyBgeWYNaHXRF 6tvaFcGE7ZPRxpSN94oedxHbx3t0y86erecJt/6WjQ5Ke9rlmrSmyXZaA34G8LnwJIA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1792487080; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: Date:From:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; bh=XmlvlKzyuz+nX32TqdKKok7edyq/OZqgIr3dadDT77Q=; b=F5KhWQwNxP2iuJ3xEwM3gv/pjB2N64BsJIGi8MoT3tamIuNFziPIqsqE3jWZcUcf9CsL bHmp63svImCTLBDA26W4FHoaNWX/PYsVHXHfoZjSmraaZmdwMQZgoMR8H8iBtSsve9SK5 AbylXpPlsrCK1BzwxIJ5xs1lbZANJnEYVz6uHB9ApD5RCc1MXK7A3cXkbE6oSEIzwaTWN jsYd4DyuPIs3SOjyPC5tgEc/49xjsrF+zUCUWQS9nu2lKA6DhFbpEGPScAqbCBSs99FX7 bzHXwTppLrcXi9J0Kb9vDm+yz64E+j0ybE9ejxy458fU+qiCWCAUV/C/8Fshh6jUpAQ== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; arc=none smtp.remote-ip=209.85.221.48 Received: from mail-wr1-f48.google.com (mail-wr1-f48.google.com [209.85.221.48]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3ED7B606A31A for ; Tue, 20 Oct 2026 09:04:32 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 3ED7B606A31A Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Received: by mail-wr1-f48.google.com with SMTP id ffacd0b85a97d-48c4d99c32bso2455542f8f.1 for ; Tue, 20 Oct 2026 02:04:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1792487071; x=1793091871; darn=vger.kernel.org; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:from:to:cc:subject :date:message-id:reply-to:content-type; bh=XmlvlKzyuz+nX32TqdKKok7edyq/OZqgIr3dadDT77Q=; b=Z6erjAjM7sr5bu7Soxe/kLzTAztHvepqvKoRW4VcEAJVwNHubceJIoI+1FyNVRElAv 19SkyoTvhriHvJ2QOGqbotwRjRMmnLtJS9mCY7CT9S4tLGuhO5HghvVXIpIt9LcE1F5j fNXJKmytHcr/3rYluDQA8Z+ySsS/cQTZ1iv9tP8SnbgapM7lM69ulxwbfZsJ/mgyNp/7 DibwqF0Pwv753NIah+oQzd/W68ghJkEO9nc07LNOVudWz2L3ubjgYjnA6NUJ6O4O6him 9MSdVT5l6+bmI4+HF13aZiP+tSmGVazeADwDxzadI+QYTZ7G+jrwxqMAMy3mk7SHVT0t 58OQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1792487071; x=1793091871; h=in-reply-to:content-disposition:content-type:mime-version :references:message-id:subject:cc:to:from:date:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=XmlvlKzyuz+nX32TqdKKok7edyq/OZqgIr3dadDT77Q=; b=zgGwN03XPCoQHgor75o7wfsse+I03r8fF+XzoFHrIeT2DA/S9v1SyuaVxnjGWR7Tjy WzdEfnh7iPdCyQj3VrIcx7Jy6MmaCDJQhOAUp3OoZ8KcmzyXJtPrVg+pU6fSaobpBI/S a1EVzCWdb3A3oRe4GderUQaFBbDLlkDm+b5vBNYdQpmHAjiFwydV/5ueOuPEiZB+SKaO X8vW8PZpNWQOrFBY4HtFHK6Z4QdhMvOzwceJzkCb2JsEqKLMaLvvpss1LTuVYMzsQoyJ js1avwtwpEm2oFo7H7QEl+mHc2G7vtInFGSpACAP6eV5FYO4N0eqw/tUcEPiM62WH+u5 n3BA== X-Forwarded-Encrypted: i=1; AKwUvBwLgGIAQQ6B+BSVorjNTdZtFF5l5IenjtzwpO2hfnfdZ5Kb0RaKphp410RgpEhJHIcs+rSvijYDwJwk@vger.kernel.org X-Gm-Message-State: AFq9FYJR5ul6wxxDxYIgnagKsUj7dR/XswQlzLBGH9KV5zC3EHCo0kp/ SEvSL6bM4UgQ8zZdc0oyx+suzMrrBeA6zI4eTqk7MODVIWylCspM2iczq+Xy0uYXfdA= X-Gm-Gg: AYBFou1cLtGdssR/+eCwFzZCEYeKRPHuxQ8v8zn7XSyVhrAXo4KcNxt3TEMTci8J031 9WlJfQ7hVYsAjRkrswcM0NOrMVScaqxz8DIqn8NTqpXwBIGNYlESZxGx07unSpurBIw4cAdGD+l YIc4JZ7VrgJzRUabi0K/bX+m0ItAp/f543FD3Iz6ecW1vts2tGV7RMYEm6wgnuX8sAUuOFvDCIS ZiKglpA16g9jQQAbx+fe4TfUytWrCwzHW6ORq0aISjWViaZzIhcwWsZCeL6mTWuoa1z3mwyUUJo vFHdh9tGcSXcTQuAueN7soV+Uo9Qw+ZAtJVmrADGmN3xSadLk3AdlIJKc5LhXvPnseGjr7aiSIs wtWcIwZOltdkXXwVdeaZXj1tnl0rhocSdUxfdpcaH0AKmkteeTde8LiYLs1aoh4+kZebMCBcuGs DXXQeNsL0cv5oFos3R5PPgqW3LJm+tDjqGFOnZRomWasR90ohUW2lolTQ+AYFCwHwS6AOZu9/WV WqQhh8Iuxe2CUrgArKCXaFYzoG/Meox5TkKKeCrOF60d3NPC9i5aXo6yyOvonI5CWerDVA8uQ8t FyYQwElrxs4x5bbEG1EN73xOo4rjXpb1x0a7OBhGYLDFgNre6yfqUErAbdw= X-Received: by 2002:a05:6000:298e:10b0:48c:49bd:62df with SMTP id ffacd0b85a97d-48e07988ae1mr14257954f8f.1.1792487070519; Tue, 20 Oct 2026 02:04:30 -0700 (PDT) Received: from aspen.lan (aztw-33-b2-v4wan-169864-cust3247.vm26.cable.virginm.net. [92.239.204.176]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-48e1d82ff70sm4689162f8f.52.2026.10.20.02.04.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 20 Oct 2026 02:04:29 -0700 (PDT) Date: Tue, 20 Oct 2026 10:04:27 +0100 From: Daniel Thompson To: Conor Dooley Cc: Alex Elder , Krzysztof Kozlowski , tglx@kernel.org, radu@rendec.net, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, p.zabel@pengutronix.de, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, danielt@kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 1/2] dt-bindings: interrupt-controller: introduce toshiba,tc9564-msigen.yaml Message-ID: References: <20261012190245.3988619-1-elder@riscstar.com> <20261012190245.3988619-2-elder@riscstar.com> <20261013-coexist-sixtyfold-cc6614086d3a@spud> <20261014-eminent-normal-lynx-3ebba3@quoll> <20261014-getting-bronze-d8ab7598d9ee@spud> <20261019-darkroom-endowment-43ef047fc24e@spud> X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20261019-darkroom-endowment-43ef047fc24e@spud> On Mon, Oct 19, 2026 at 08:49:40PM +0100, Conor Dooley wrote: > On Wed, Oct 14, 2026 at 11:57:08AM -0500, Alex Elder wrote: > > On 10/14/26 11:41 AM, Conor Dooley wrote: > > > On Wed, Oct 14, 2026 at 09:55:03AM -0500, Alex Elder wrote: > > > > On 10/14/26 5:22 AM, Krzysztof Kozlowski wrote: > > > > > > I still do not understand why do we need to describe the inner wirings > > > > > > of the tc9564 device. So far I found no posting of DTS showing proper > > > > > > usage of it on the host. Without proper usage, what is the point exactly > > > > > > to describe the inner specifics of tc9564? > > > > > And as shown here: > > > > > https://lore.kernel.org/all/20261012152408.3729237-5-elder@riscstar.com/ > > > > > > > > > > there is no single user of any of this (this=reset, clock, irqchip > > > > > probably and more) in upstreamed patches. > > > > > > > > > > I am getting tired to keep discussing it, so next time instead of words, > > > > > please post CODE which is the argument - who uses any of these devices > > > > > you keep adding. > > > > > > > > I'll take a break from my in-order responses to messages, and will > > > > respond to this first. > > > > > > Not really replying to any of this, but figured it was worth > > > mentioning that I am reviewing with the assumption that it's similar > > > to the microchip lan9xxx devices that can either be a standalone SoC > > > or connected as PCI endpoint. > > > > Yes, that was one of two things that this was modeled upon. > > > > The other is the Raspberry Pi RP1, which is probably a more > > similar example. > > > > > You keep calling it an SoC, which I took to mean that this had > > > linux-capable CPU cores on it. Is that not actually the case? > > > > Well it is an SoC, in that it has numerous interacting > > components that are aggregated into a single chip. > > If that's it, I wouldn't really call this an SoC, you're just going to > confuse people (like me!) into thinking that this device can work > standalone... > > > It does, in fact, have an embedded CPU that uses SRAM, but > > it's just an Arm Cortex M3 and is not Linux capable. > > ...but maybe it can, depending on whether the devices being discussed > appear in the address space of the M3 or if the M3 is just some sort of > monitor CPU running firmware and bringing the device out of reset. FWIW I'm believe you *could* build a standalone system using the Cortex-M3. It has direct access to all the peripherals that we are describing using devicetree. However the C-M3 has very little RAM so the list of plausible fully-standalone systems is very short! More likely would be a system design that gives the microcontroller ownership of just a few of the peripherals and is partially independent of the host. If that firmware was running a DT-centric OS such as Zephyr there might be binding reuse in that case. I should be clear that this is entirely speculative at this point. We don't have such a firmware (we currently don't use any firmware at all). Daniel.