From: Chao Gao <chao.gao@intel.com>
To: Binbin Wu <binbin.wu@linux.intel.com>
Cc: <linux-kernel@vger.kernel.org>, <kvm@vger.kernel.org>,
<seanjc@google.com>, <pbonzini@redhat.com>,
<dave.hansen@linux.intel.com>, <andrew.cooper3@citrix.com>,
<nik.borisov@suse.com>, <kas@kernel.org>,
<rick.p.edgecombe@intel.com>, <xiaoyao.li@intel.com>,
<tony.lindgren@linux.intel.com>, <kishen.maloor@intel.com>,
<dedekind1@gmail.com>, <adrian.hunter@intel.com>
Subject: Re: [PATCH v5 2/5] KVM: TDX: Track configurable CPUID bits allowed by KVM
Date: Fri, 23 Oct 2026 11:24:33 +0800 [thread overview]
Message-ID: <atrTcWO8FRz07Vc9@intel.com> (raw)
In-Reply-To: <20261016091422.3182216-3-binbin.wu@linux.intel.com>
On Fri, Oct 16, 2026 at 05:14:19PM +0800, Binbin Wu wrote:
>Add tdx_cpu_cfg_caps[] to track the subset of TDX directly configurable
>CPUID feature bits that KVM supports, and initialize it during TDX
>hardware setup.
>
>The TDX module reports the CPUID bits that the VMM can directly configure
>for a TD, but KVM can't blindly expose every reported bit to userspace.
>Some features imply additional state, e.g. MSRs, that KVM must context
>switch across host/guest transitions to avoid corrupting host state. The
>existing hardcoded denylist can't account for such features introduced by
>future TDX modules.
>
>Aside from a few fixed-1 bits required for basic TDX support, features
>that can clobber host state are either directly configurable or controlled
>by TD ATTRIBUTES/XFAM, which KVM already validates. Thus, an allowlist
>covering only the directly configurable bits is sufficient.
>
>Organize tdx_cpu_cfg_caps[] like kvm_cpu_caps[] so that the allowlist can
>be built with feature-name based initializers. Directly configurable bits
>that aren't feature flags will be handled when building the per-register
>masks for KVM_TDX_CAPABILITIES.
>
>Sort the directly configurable CPUID feature bits into three categories:
>
> 1) Features that KVM supports and tracks in kvm_cpu_caps[]. Use
> TDX_CFG_F() so that they are also capped by kvm_cpu_caps[].
>
> 2) Features that KVM supports, or can safely allow, but doesn't track in
> kvm_cpu_caps[], i.e. MWAIT and HT. Use TDX_CFG_INDEPENDENT_F().
>
> 3) Features that are obsolete or unsupported by KVM, and thus excluded,
> i.e. EST, TM2, CID, SDBG, XTPR, DCA, PN (PSN), ACPI, ACC (TM), PBE,
> HLE, RTM, CQM (RDT_M), RDT_A, PREFETCHWT1, WAITPKG, TME, PCONFIG,
> CORE_CAPABILITIES, RAO_INT, FRED, and AMX-TRANSPOSE.
>
>Excluding the features in category 3 shouldn't break userspace, as
>userspace is expected to consult KVM_TDX_CAPABILITIES for the configurable
>bits before invoking KVM_TDX_INIT_VM. Nor should it break guests, as the
>features are either obsolete or unsupported by KVM, and in the latter case,
>a guest relying on them would already have run into problems.
>CORE_CAPABILITIES is a special case; it will be allowed separately to
>accommodate its legacy fixed-1 definition.
>
>Future changes will use tdx_cpu_cfg_caps[] to filter KVM_TDX_CAPABILITIES
>and to reject unsupported CPUID input to KVM_TDX_INIT_VM, so that directly
>configurable bits introduced by future TDX modules are neither advertised
>to nor configurable by userspace until KVM explicitly opts in.
>
>Signed-off-by: Binbin Wu <binbin.wu@linux.intel.com>
Reviewed-by: Chao Gao <chao.gao@intel.com>
next prev parent reply other threads:[~2026-10-23 3:25 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-16 9:14 [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits Binbin Wu
2026-10-16 9:14 ` [PATCH v5 1/5] KVM: TDX: Check unsupported CPUID bits against the TDX module's subleaf Binbin Wu
2026-10-16 15:25 ` Sean Christopherson
2026-10-16 22:15 ` Binbin Wu
2026-10-16 23:26 ` Sean Christopherson
2026-10-16 9:14 ` [PATCH v5 2/5] KVM: TDX: Track configurable CPUID bits allowed by KVM Binbin Wu
2026-10-23 3:24 ` Chao Gao [this message]
2026-10-23 7:35 ` Xiaoyao Li
2026-10-26 7:18 ` Nikolay Borisov
2026-10-16 9:14 ` [PATCH v5 3/5] KVM: TDX: Add CORE_CAPABILITIES to the allowlist Binbin Wu
2026-10-23 3:25 ` Chao Gao
2026-10-26 7:19 ` Nikolay Borisov
2026-10-16 9:14 ` [PATCH v5 4/5] KVM: TDX: Report only KVM-allowed CPUIDs in KVM_TDX_CAPABILITIES Binbin Wu
2026-10-21 0:39 ` Edgecombe, Rick P
2026-10-21 2:15 ` Binbin Wu
2026-10-21 17:19 ` Edgecombe, Rick P
2026-10-22 2:20 ` Binbin Wu
2026-10-23 7:42 ` Xiaoyao Li
2026-10-23 3:27 ` Chao Gao
2026-10-16 9:14 ` [PATCH v5 5/5] KVM: TDX: Validate userspace CPUID input for KVM_TDX_INIT_VM Binbin Wu
2026-10-16 9:24 ` sashiko-bot
2026-10-20 1:34 ` Binbin Wu
2026-10-23 3:37 ` Chao Gao
2026-10-23 7:46 ` Xiaoyao Li
2026-10-23 7:48 ` Binbin Wu
2026-10-21 0:59 ` [PATCH v5 0/5] KVM: TDX: Validate directly configurable CPUID bits Edgecombe, Rick P
2026-10-21 17:43 ` Nikolay Borisov
2026-10-27 3:17 ` Binbin Wu
2026-10-27 6:46 ` Nikolay Borisov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=atrTcWO8FRz07Vc9@intel.com \
--to=chao.gao@intel.com \
--cc=adrian.hunter@intel.com \
--cc=andrew.cooper3@citrix.com \
--cc=binbin.wu@linux.intel.com \
--cc=dave.hansen@linux.intel.com \
--cc=dedekind1@gmail.com \
--cc=kas@kernel.org \
--cc=kishen.maloor@intel.com \
--cc=kvm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=nik.borisov@suse.com \
--cc=pbonzini@redhat.com \
--cc=rick.p.edgecombe@intel.com \
--cc=seanjc@google.com \
--cc=tony.lindgren@linux.intel.com \
--cc=xiaoyao.li@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.