From: Catalin Marinas <catalin.marinas@arm.com>
To: Fuad Tabba <fuad.tabba@linux.dev>
Cc: Marc Zyngier <maz@kernel.org>, Oliver Upton <oupton@kernel.org>,
kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org,
Will Deacon <will@kernel.org>, Joey Gouly <joey.gouly@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Zenghui Yu <yuzenghui@huawei.com>,
Steffen Eiden <seiden@linux.ibm.com>,
Mark Rutland <mark.rutland@arm.com>,
Yicong Yang <yangyicong@hisilicon.com>,
Zhou Wang <wangzhou1@hisilicon.com>,
Arnd Bergmann <arnd@arndb.de>, Fuad Tabba <tabba@google.com>,
kvm@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v2 1/5] arm64: Add override for ID_AA64ISAR1_EL1.LS64
Date: Thu, 29 Oct 2026 21:14:18 +0000 [thread overview]
Message-ID: <auO3Kiykovvs279e@arm.com> (raw)
In-Reply-To: <20261025075138.2919734-2-fuad.tabba@linux.dev>
On Sun, Oct 25, 2026 at 07:51:34AM +0000, Fuad Tabba wrote:
> Accesses to ACCDATA_EL1, which FEAT_LS64_ACCDATA adds, trap to EL3
> unless firmware sets SCR_EL3.ADEn. Once KVM context-switches the
> register for its guests, a host whose firmware leaves the bit clear
> can't run them.
>
> Add an override for ID_AA64ISAR1_EL1.LS64, with an arm64.nols64 alias,
> so that the feature can be disabled on such a host and for its guests.
> id_aa64isar1.ls64=2 disables only FEAT_LS64_ACCDATA and above.
>
> Cc: stable@vger.kernel.org
> Signed-off-by: Fuad Tabba <fuad.tabba@linux.dev>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
However, does this need a plain cc stable? I assume you want it to go in
with patch 3 but that one only goes as far as 7.0. Same cc stable in
patch 2 which you may want to limit (or add both as dependencies to the
cc stable in patch 3 when committing).
--
Catalin
next prev parent reply other threads:[~2026-10-29 21:14 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-25 7:51 [PATCH v2 0/5] KVM: arm64: Support FEAT_LS64_ACCDATA in guests Fuad Tabba
2026-10-25 7:51 ` [PATCH v2 1/5] arm64: Add override for ID_AA64ISAR1_EL1.LS64 Fuad Tabba
2026-10-29 21:14 ` Catalin Marinas [this message]
2026-10-30 7:42 ` Fuad Tabba
2026-10-25 7:51 ` [PATCH v2 2/5] KVM: arm64: Add ACCDATA_EL1 to the sysreg array Fuad Tabba
2026-10-25 7:51 ` [PATCH v2 3/5] KVM: arm64: Add context-switch of ACCDATA_EL1 Fuad Tabba
2026-10-26 15:41 ` Suzuki K Poulose
2026-10-26 17:09 ` Fuad Tabba
2026-10-26 17:32 ` Arnd Bergmann
2026-10-26 18:54 ` Fuad Tabba
2026-10-29 21:15 ` Catalin Marinas
2026-10-25 7:51 ` [PATCH v2 4/5] KVM: arm64: Enable ST64BV0 for guests with FEAT_LS64_ACCDATA Fuad Tabba
2026-10-25 7:51 ` [PATCH v2 5/5] KVM: arm64: selftests: Add ACCDATA_EL1 to get-reg-list Fuad Tabba
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=auO3Kiykovvs279e@arm.com \
--to=catalin.marinas@arm.com \
--cc=arnd@arndb.de \
--cc=fuad.tabba@linux.dev \
--cc=joey.gouly@arm.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.linux.dev \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=maz@kernel.org \
--cc=oupton@kernel.org \
--cc=seiden@linux.ibm.com \
--cc=suzuki.poulose@arm.com \
--cc=tabba@google.com \
--cc=wangzhou1@hisilicon.com \
--cc=will@kernel.org \
--cc=yangyicong@hisilicon.com \
--cc=yuzenghui@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.