From: Anders Roxell <anders.roxell@linaro.org>
To: Quentin Schulz <quentin.schulz@cherry.de>
Cc: u-boot@lists.u-boot-project.org, marek.vasut@mailbox.org,
trini@konsulko.com, ilias.apalodimas@linaro.org,
michal.simek@amd.com, lukma@nabladev.com, alchark@flipper.net,
jerome.forissier@arm.com, dlechner@baylibre.com, anshuld@ti.com,
sjg@chromium.org, Thinh.Nguyen@synopsys.com,
mkorpershoek@kernel.org, love.kumar@amd.com, s-vadapalli@ti.com
Subject: Re: [PATCH v10 00/30] usb: dwc3: part 2, make the resynced code work
Date: Tue, 3 Nov 2026 14:45:55 +0100 [thread overview]
Message-ID: <aunlk5FaVe_jcpSr@monster> (raw)
In-Reply-To: <b464c545-c1f4-461f-8f17-48854bd70825@cherry.de>
On 2026-10-30 15:28, Quentin Schulz wrote:
> Hi Andrew,
>
> On 10/28/26 3:15 PM, Anders Roxell wrote:
> > Hi,
> >
[ ... ]
> - Q7 USB P0 (lower) with Sandisk Extreme Pro USB stick,
> - Q7 USB P2 (upper) with Sandisk Extreme Pro USB stick,
>
> RK3399 Puma behaves the same in main and with your series applied.
> RK3588 Tiger has some regressions.
>
> Q7 USB P2 (upper) doesn't detect the Sandisk Ultra Flair USB stick anymore.
> It does on main branch, but on the USB2 controller only.
>
> Q7 USB P0 (lower) has issues handling the Kingston USB stick. 1st try:
Hi Quentin,
Thanks for testing both boards.
About the OTG port: no need to spend more time on it.
v10 had two bugs in the dwc3 core. It never read the core version, so
every version check was false. It also cleared the GSBUSCFG0 REQINFO
bits on every controller, and main does not touch them. v11 fixes both.
My best guess for the Kingston write on P0 is REQINFO, but I have no
Tiger to test it on.
Did the other sticks pass with v10? That is the Ultra Flair and the
Extreme Pro on P0, and the Kingston and the Extreme Pro on P2. I want
to know if it is only one stick on each port.
Can you run the same tests with v11? It is on [1], on top of main
ab4dc5aacf95.
If it still fails, a register dump would help. No patch is needed, md
is enough. Please run this on main and on v11, once after "usb reset"
and once after the failed write. Not before "usb reset", because the
controllers may not be probed then.
# P0 lower, usb@fc400000
md.l 0xfc40c100 0x14
md.l 0xfc40c19c 1
md.l 0xfc40c200 1
md.l 0xfc40c2c0 1
md.l 0xfc40c630 1
md.l 0xfc400000 2
md.l 0xfc400420 8
# P2 upper, usb@fcd00000
md.l 0xfcd0c100 0x14
md.l 0xfcd0c19c 1
md.l 0xfcd0c200 1
md.l 0xfcd0c2c0 1
md.l 0xfcd0c630 1
md.l 0xfcd00000 2
md.l 0xfcd00420 8
If CAPLENGTH (low byte at the base) is not 0x20, PORTSC is at
base + CAPLENGTH + 0x400 instead of base + 0x420.
Cheers,
Anders
[1] https://github.com/roxell/u-boot/tree/usb_dwc3_sync_v11
next prev parent reply other threads:[~2026-11-03 16:32 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-28 14:15 [PATCH v10 00/30] usb: dwc3: part 2, make the resynced code work Anders Roxell
2026-10-28 14:15 ` [PATCH v10 01/30] x86: asm: io.h: add rmb() and wmb() Anders Roxell
2026-10-28 14:15 ` [PATCH v10 02/30] dm: add helpers needed by the resynced DWC3 code Anders Roxell
2026-10-28 14:15 ` [PATCH v10 03/30] phy: cadence: use reset_control_assert() from reset.h Anders Roxell
2026-10-28 14:15 ` [PATCH v10 04/30] usb: phy: add the usb_phy helpers needed by the resynced DWC3 code Anders Roxell
2026-10-28 14:15 ` [PATCH v10 05/30] usb: gadget: adapt the gadget API after the resync Anders Roxell
2026-10-28 14:15 ` [PATCH v10 06/30] usb: gadget: udc: make udc-core build in U-Boot Anders Roxell
2026-10-28 14:15 ` [PATCH v10 07/30] usb: dwc3: core: remove the code U-Boot does not use Anders Roxell
2026-10-28 14:15 ` [PATCH v10 08/30] usb: dwc3: core: bring back the U-Boot entry points Anders Roxell
2026-10-28 14:15 ` [PATCH v10 09/30] usb: dwc3: core: adapt to the U-Boot APIs Anders Roxell
2026-10-28 14:15 ` [PATCH v10 10/30] usb: dwc3: adapt io.h, the Makefile and the TI glue Anders Roxell
2026-10-28 14:15 ` [PATCH v10 11/30] usb: dwc3: make gadget and ep0 build in U-Boot Anders Roxell
2026-10-28 14:15 ` [PATCH v10 12/30] usb: gadget: udc: enable async callbacks on bind Anders Roxell
2026-10-28 14:15 ` [PATCH v10 13/30] usb: dwc3: ep0: flush and invalidate cache around ep0 transfers Anders Roxell
2026-10-28 14:15 ` [PATCH v10 14/30] usb: dwc3: gadget: flush and invalidate cache around transfers Anders Roxell
2026-10-28 14:15 ` [PATCH v10 15/30] usb: dwc3: make the am62 glue build in U-Boot Anders Roxell
2026-10-28 14:15 ` [PATCH v10 16/30] usb: gadget: ci_udc: move to the udc-core registration Anders Roxell
2026-10-28 14:15 ` [PATCH v10 17/30] usb: gadget: ci_udc: set endpoint capabilities Anders Roxell
2026-10-28 14:15 ` [PATCH v10 18/30] usb: gadget: dwc2_udc_otg: fix up after the resync Anders Roxell
2026-10-28 14:15 ` [PATCH v10 19/30] usb: gadget: fix up the function drivers " Anders Roxell
2026-10-28 14:15 ` [PATCH v10 20/30] usb: gadget: fix up the last UDC " Anders Roxell
2026-10-28 14:15 ` [PATCH v10 21/30] usb: gadget: atmel_usba_udc: set endpoint capabilities Anders Roxell
2026-10-28 14:15 ` [PATCH v10 22/30] usb: gadget: at91_udc: register with udc-core Anders Roxell
2026-10-28 14:15 ` [PATCH v10 23/30] usb: gadget: at91_udc: set endpoint capabilities Anders Roxell
2026-10-28 14:15 ` [PATCH v10 24/30] usb: musb-new: fix up after the resync Anders Roxell
2026-10-28 14:15 ` [PATCH v10 25/30] usb: musb-new: set endpoint capabilities Anders Roxell
2026-10-28 14:15 ` [PATCH v10 26/30] usb: mtu3: fix up after the resync Anders Roxell
2026-10-28 14:15 ` [PATCH v10 27/30] usb: mtu3: set endpoint capabilities Anders Roxell
2026-10-28 14:15 ` [PATCH v10 28/30] usb: host: xhci: fix up after the resync Anders Roxell
2026-10-28 14:15 ` [PATCH v10 29/30] usb: cdns3: " Anders Roxell
2026-10-28 14:15 ` [PATCH v10 30/30] usb: dwc3: enable SUSPHY again after xhci is registered Anders Roxell
2026-10-30 14:28 ` [PATCH v10 00/30] usb: dwc3: part 2, make the resynced code work Quentin Schulz
2026-11-03 13:45 ` Anders Roxell [this message]
2026-11-04 17:51 ` Quentin Schulz
2026-11-06 10:57 ` Quentin Schulz
2026-11-06 16:04 ` Alexey Charkov
2026-11-07 8:35 ` Anders Roxell
2026-11-07 8:34 ` Anders Roxell
2026-11-03 9:42 ` Love Kumar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=aunlk5FaVe_jcpSr@monster \
--to=anders.roxell@linaro.org \
--cc=Thinh.Nguyen@synopsys.com \
--cc=alchark@flipper.net \
--cc=anshuld@ti.com \
--cc=dlechner@baylibre.com \
--cc=ilias.apalodimas@linaro.org \
--cc=jerome.forissier@arm.com \
--cc=love.kumar@amd.com \
--cc=lukma@nabladev.com \
--cc=marek.vasut@mailbox.org \
--cc=michal.simek@amd.com \
--cc=mkorpershoek@kernel.org \
--cc=quentin.schulz@cherry.de \
--cc=s-vadapalli@ti.com \
--cc=sjg@chromium.org \
--cc=trini@konsulko.com \
--cc=u-boot@lists.u-boot-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.