From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=100.103.45.18 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1794226613; b=RuT3O8h8KSiD/V14Ji8eX9+8I8ZgEqddPHIt8HlxiqDEo84wyFN3V0yVh2bOzh86zp/M hNhO0SBD/0zHng1DSFQoKbDm5lwDsjak0sptDuhk5nvfkEgQAlOdfOq+Z1hHV8u1oJs0D kgH5Gcz1JFzsBjvvY8epq8yc69YLv19XuYlOZ9hM5HUl0rIX6wN/32f2MU24wZMN4nyFQ vLWSh9Tdw4YYW9O10Cgc6ssjHwAcMkhyqSA/ttXhZd+fiKvrSuUAW93vle/rgYCp0FbxN 0szdpnewMtRT6ozPPJ729kW++Qydd7+oCkJgyJkCvjS2aROmaE0budnrJcVSrTVjPhg== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1794226613; h=Received:DKIM-Signature:Date:From:To:Cc:Subject:Message-ID: References:MIME-Version:Content-Type:Content-Disposition: Content-Transfer-Encoding:In-Reply-To; bh=5EAH61NrdU977284xwlV7JSstKvYCuFCm0A7SE4qcvQ=; b=O107qajctKEbwJhr+6KLzYm2t1TRuVeoxC8hwuKMBWfolub47gbjAa1cxLrA1NayTmRj iBTJWppY+xQzFElBYCGbVVvpgM43pgO9cZAbsNKlPorcy73O10gWV9pF18sLk76ppD6D2 CugWy9YyyzCDkZ2qsOCv4alvAQYcw+bUm3j3KTgECvI0lL77vTKD1YtBkTobTRiarK6Sd A3aZrXJDz79ixtsh1SPfXdtzFesD8dd7FszwsQVKEOejPMR33TdtdAiX/btG8vxOcebXE qS6YYt2B0h4hnAFMOMgQoucU/JXhywvi1bpFgSf6YCWPWkb+Hh50tGAtmFvWrRy4ThQ== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dkim=pass header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=g73xGVzK; arc=none smtp.remote-ip=100.103.45.18 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 294CB606A321; Mon, 9 Nov 2026 12:16:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=g73xGVzK Received: by smtp.kernel.org (Postfix) with ESMTPSA id 80D681F0089F; Mon, 9 Nov 2026 12:16:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1794226613; bh=5EAH61NrdU977284xwlV7JSstKvYCuFCm0A7SE4qcvQ=; h=Date:From:To:Cc:Subject:References:In-Reply-To; b=g73xGVzKCsDCS81GLV3KO4OFB+mRx9gp+NMwK6egST5kX7bwDxGGd2lnD7uWsxe38 R5NM6ziSg0LlEvaNIXKBbKwC00C4d7ldcVdjBJW9bkVxWdHlkdf7soUAAa3GwGjXLi TmVjZjVVQoNt45UGIxXVQ35Pehm9piXaesD3pTL2MxmsWlr+JzGRhRafI4M2LZoa9a 1UvHyvSVIqq+XJt/TEhZOJ7ZL6SpNvGNR9TdWjxhXYEmmiwZDGAAbNYJmZ4iCjm+3U lrnUwP/yqdHKHv6auYd8/eW/fhenAirqnZiMsL2RLxLbnP72L+aIR1eSDLrgwlB7E5 EdCDcA/rSJCLA== Date: Mon, 9 Nov 2026 19:56:30 +0800 From: Jisheng Zhang To: yunhui cui Cc: David Laight , pjw@kernel.org, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dennis@kernel.org, tj@kernel.org, cl@gentwo.org, ast@kernel.org, daniel@iogearbox.net, andrii@kernel.org, martin.lau@linux.dev, eddyz87@gmail.com, memxor@gmail.com, song@kernel.org, yonghong.song@linux.dev, jolsa@kernel.org, bjorn@kernel.org, pulehui@huawei.com, puranjay@kernel.org, thuth@redhat.com, ajones@ventanamicro.com, ben.dooks@codethink.co.uk, rkrcmar@ventanamicro.com, samuel.holland@sifive.com, zong.li@sifive.com, conor.dooley@microchip.com, tglx@kernel.org, debug@rivosinc.com, seanwascoding@gmail.com, andybnac@gmail.com, menglong8.dong@gmail.com, cyrilbur@tenstorrent.com, wangruikang@iscas.ac.cn, atishp@rivosinc.com, apatel@ventanamicro.com, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mm@kvack.org, bpf@vger.kernel.org, arnd@arndb.de, nathan@kernel.org, nick.desaulniers+lkml@gmail.com, morbo@google.com, justinstitt@google.com, qingfang.deng@siflower.com.cn, linux-arch@vger.kernel.org, llvm@lists.linux.dev, dave@stgolabs.net, emil@etsalapatis.com, ihor.solodrai@linux.dev, broonie@kernel.org Subject: Re: [External] Re: [PATCH v9 1/3] riscv: implement this_cpu operations Message-ID: References: <20261108110406.97495-1-cuiyunhui@bytedance.com> <20261108110406.97495-2-cuiyunhui@bytedance.com> <20261108213254.67805ef0@pumpkin> X-Mailing-List: linux-arch@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: On Mon, Nov 09, 2026 at 01:49:05PM +0800, yunhui cui wrote: > Hi Jisheng, > > On Mon, Nov 9, 2026 at 12:57 PM Jisheng Zhang wrote: > > > > On Mon, Nov 09, 2026 at 11:47:43AM +0800, yunhui cui wrote: > > > Hi David, > > > > > > On Mon, Nov 9, 2026 at 5:33 AM David Laight > > > wrote: > > > > > > > > On Sun, 8 Nov 2026 19:04:04 +0800 > > > > Yunhui Cui wrote: > > > > > > > > > RISC-V has no asm/percpu.h, so this_cpu_*() read-modify-write > > > > > operations use generic implementations that disable local interrupts. > > > > > > > > > > Implement RISC-V-specific this_cpu operations with preemption disabled > > > > > to keep accesses on the current CPU. > > > > > > > > Have you looked at some of the schemes (I think arm64 has the latest, > > > > but also s390) that do most per-cpu ops without disabling preemption. > > > > In particular they save the pre-emption check when pre-emption > > > > is enabled. > > > > > > > > Basically the code tells the scheduler which register contains the > > > > per-cpu data so that it can be 'magically' flipped during a context > > > > switch. > > > > > > Many thanks for pointing this out and suggesting this optimization. This > > > is a very useful suggestion. In the common case no preemption or migration > > > occurs, so the preemption bookkeeping and reschedule check are unnecessary > > > overhead. > > > > > > Implementing this scheme for RISC-V will require additional changes beyond > > > the current series. If this series is otherwise acceptable, I would like > > > to land the current this_cpu_* support first and then prepare a follow-up > > > series using this approach. > > > > Hi Yunhui and David, > > > > During the merge window but before rc1, I implemented a riscv POC > > following arm64's preemptible this cpu scheme. Each operation records > > its per-cpu pointer, offset and address registers. Exception entry saves > > and clears this state, and a noinstr c helper repairs the saved offset > > and address registers on exception return after any migration. > > > > However, my PoC is based on current percpu offset. > > > > I planed to sent it out last Sunday, but then I found Yunhui sent > > his percpu series(which is up to v9, I didn't know this before) on Sat. > > So I hold on the sending. > > > > Now would it make sense to rebase the PoC on Yunhui's series patch2 and > > patch3, especially the percpu offset optimization? I can post an RFC > > with this rebased implementation. > > > > Given the substantial effort already invested in bringing this series > to v9, my original plan was to land the current implementation first > and add the preemptible scheme as a follow-up. > > However, if the consensus is to move directly to the preemptible scheme, > I will implement this scheme in the next revision, building on the > cached percpu offset introduced in patch 2. > yes, I suggest go with the preemptible design from the beginning. It avoids introducing preemption-disabled wrappers that would later be removed. But your preemption-disabled version isn't dropped, it can be used for performance comparison. We can do similar benchmark as arm64 does: https://lore.kernel.org/linux-arm-kernel/28978498-348e-4cfd-af72-1146a106e96b@arm.com/ From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 797B5606A321 for ; Mon, 9 Nov 2026 12:17:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.a=rsa-sha256 header.s=bombadil.20210309 header.b=egGCmrZp; dkim=fail reason="signature verification failed" (2048-bit key) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256 header.s=k20260515 header.b=g73xGVzK DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Unsubscribe-Post:List-Owner; bh=MOjYTQIHDeSkOHXAcUuQ+YOReJZ1UHxMr6RqXEfqkuw=; b=egGCmrZpXjU6CWIMbt/daKRZy6 zBt01ccH030AvM22vtlR0sdBT3DN5mQZrvn0bTT5NqtdxEJ2KR/7QtdbkIwYvQp4G9NSctjVHzDS3 125oX9Gg4LnTkN0DDejkzN114knJwi0UPBC+ToH8IXoVfxwot3amJU2HkBMRZMFn9huTcARdk1/K5 PUWXCzmEa8a69A1ARHbu/uvwbGkMhMlPYxLN5yavQ82+j56sa12BVPgaHGE4OsU3L+KF85serWvf+ V4CTVoufCsNHB7QDk+GxwP4w6tsQmRdLtcrSPCplzPrbeMb8y6SUZ4L/X4VVzN1M7CLB4ZngniRsi d+X0tNmg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.100.1 #2 (Red Hat Linux)) id 1xQOIx-00000000e9T-2Gb8; Mon, 09 Nov 2026 12:16:55 +0000 Received: from sea.source.kernel.org ([172.234.252.31]) by bombadil.infradead.org with esmtps (Exim 4.100.1 #2 (Red Hat Linux)) id 1xQOIv-00000000e9M-2lvd for linux-riscv@lists.infradead.org; Mon, 09 Nov 2026 12:16:53 +0000 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) by sea.source.kernel.org (Postfix) with ESMTP id 223E9413C1; Mon, 9 Nov 2026 12:16:53 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 80D681F0089F; Mon, 9 Nov 2026 12:16:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1794226613; bh=5EAH61NrdU977284xwlV7JSstKvYCuFCm0A7SE4qcvQ=; h=Date:From:To:Cc:Subject:References:In-Reply-To; b=g73xGVzKCsDCS81GLV3KO4OFB+mRx9gp+NMwK6egST5kX7bwDxGGd2lnD7uWsxe38 R5NM6ziSg0LlEvaNIXKBbKwC00C4d7ldcVdjBJW9bkVxWdHlkdf7soUAAa3GwGjXLi TmVjZjVVQoNt45UGIxXVQ35Pehm9piXaesD3pTL2MxmsWlr+JzGRhRafI4M2LZoa9a 1UvHyvSVIqq+XJt/TEhZOJ7ZL6SpNvGNR9TdWjxhXYEmmiwZDGAAbNYJmZ4iCjm+3U lrnUwP/yqdHKHv6auYd8/eW/fhenAirqnZiMsL2RLxLbnP72L+aIR1eSDLrgwlB7E5 EdCDcA/rSJCLA== Date: Mon, 9 Nov 2026 19:56:30 +0800 From: Jisheng Zhang To: yunhui cui Cc: David Laight , pjw@kernel.org, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, dennis@kernel.org, tj@kernel.org, cl@gentwo.org, ast@kernel.org, daniel@iogearbox.net, andrii@kernel.org, martin.lau@linux.dev, eddyz87@gmail.com, memxor@gmail.com, song@kernel.org, yonghong.song@linux.dev, jolsa@kernel.org, bjorn@kernel.org, pulehui@huawei.com, puranjay@kernel.org, thuth@redhat.com, ajones@ventanamicro.com, ben.dooks@codethink.co.uk, rkrcmar@ventanamicro.com, samuel.holland@sifive.com, zong.li@sifive.com, conor.dooley@microchip.com, tglx@kernel.org, debug@rivosinc.com, seanwascoding@gmail.com, andybnac@gmail.com, menglong8.dong@gmail.com, cyrilbur@tenstorrent.com, wangruikang@iscas.ac.cn, atishp@rivosinc.com, apatel@ventanamicro.com, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, linux-mm@kvack.org, bpf@vger.kernel.org, arnd@arndb.de, nathan@kernel.org, nick.desaulniers+lkml@gmail.com, morbo@google.com, justinstitt@google.com, qingfang.deng@siflower.com.cn, linux-arch@vger.kernel.org, llvm@lists.linux.dev, dave@stgolabs.net, emil@etsalapatis.com, ihor.solodrai@linux.dev, broonie@kernel.org Subject: Re: [External] Re: [PATCH v9 1/3] riscv: implement this_cpu operations Message-ID: References: <20261108110406.97495-1-cuiyunhui@bytedance.com> <20261108110406.97495-2-cuiyunhui@bytedance.com> <20261108213254.67805ef0@pumpkin> X-Archived-By: MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-riscv" X-Spam-Status: No, score=-3.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=4.0.1 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on aws-us-west-2-korg-listserv-alma10-1 T24gTW9uLCBOb3YgMDksIDIwMjYgYXQgMDE6NDk6MDVQTSArMDgwMCwgeXVuaHVpIGN1aSB3cm90 ZToKPiBIaSBKaXNoZW5nLAo+IAo+IE9uIE1vbiwgTm92IDksIDIwMjYgYXQgMTI6NTfigK9QTSBK aXNoZW5nIFpoYW5nIDxqc3poYW5nQGtlcm5lbC5vcmc+IHdyb3RlOgo+ID4KPiA+IE9uIE1vbiwg Tm92IDA5LCAyMDI2IGF0IDExOjQ3OjQzQU0gKzA4MDAsIHl1bmh1aSBjdWkgd3JvdGU6Cj4gPiA+ IEhpIERhdmlkLAo+ID4gPgo+ID4gPiBPbiBNb24sIE5vdiA5LCAyMDI2IGF0IDU6MzPigK9BTSBE YXZpZCBMYWlnaHQKPiA+ID4gPGRhdmlkLmxhaWdodC5saW51eEBnbWFpbC5jb20+IHdyb3RlOgo+ ID4gPiA+Cj4gPiA+ID4gT24gU3VuLCAgOCBOb3YgMjAyNiAxOTowNDowNCArMDgwMAo+ID4gPiA+ IFl1bmh1aSBDdWkgPGN1aXl1bmh1aUBieXRlZGFuY2UuY29tPiB3cm90ZToKPiA+ID4gPgo+ID4g PiA+ID4gUklTQy1WIGhhcyBubyBhc20vcGVyY3B1LmgsIHNvIHRoaXNfY3B1XyooKSByZWFkLW1v ZGlmeS13cml0ZQo+ID4gPiA+ID4gb3BlcmF0aW9ucyB1c2UgZ2VuZXJpYyBpbXBsZW1lbnRhdGlv bnMgdGhhdCBkaXNhYmxlIGxvY2FsIGludGVycnVwdHMuCj4gPiA+ID4gPgo+ID4gPiA+ID4gSW1w bGVtZW50IFJJU0MtVi1zcGVjaWZpYyB0aGlzX2NwdSBvcGVyYXRpb25zIHdpdGggcHJlZW1wdGlv biBkaXNhYmxlZAo+ID4gPiA+ID4gdG8ga2VlcCBhY2Nlc3NlcyBvbiB0aGUgY3VycmVudCBDUFUu Cj4gPiA+ID4KPiA+ID4gPiBIYXZlIHlvdSBsb29rZWQgYXQgc29tZSBvZiB0aGUgc2NoZW1lcyAo SSB0aGluayBhcm02NCBoYXMgdGhlIGxhdGVzdCwKPiA+ID4gPiBidXQgYWxzbyBzMzkwKSB0aGF0 IGRvIG1vc3QgcGVyLWNwdSBvcHMgd2l0aG91dCBkaXNhYmxpbmcgcHJlZW1wdGlvbi4KPiA+ID4g PiBJbiBwYXJ0aWN1bGFyIHRoZXkgc2F2ZSB0aGUgcHJlLWVtcHRpb24gY2hlY2sgd2hlbiBwcmUt ZW1wdGlvbgo+ID4gPiA+IGlzIGVuYWJsZWQuCj4gPiA+ID4KPiA+ID4gPiBCYXNpY2FsbHkgdGhl IGNvZGUgdGVsbHMgdGhlIHNjaGVkdWxlciB3aGljaCByZWdpc3RlciBjb250YWlucyB0aGUKPiA+ ID4gPiBwZXItY3B1IGRhdGEgc28gdGhhdCBpdCBjYW4gYmUgJ21hZ2ljYWxseScgZmxpcHBlZCBk dXJpbmcgYSBjb250ZXh0Cj4gPiA+ID4gc3dpdGNoLgo+ID4gPgo+ID4gPiBNYW55IHRoYW5rcyBm b3IgcG9pbnRpbmcgdGhpcyBvdXQgYW5kIHN1Z2dlc3RpbmcgdGhpcyBvcHRpbWl6YXRpb24uIFRo aXMKPiA+ID4gaXMgYSB2ZXJ5IHVzZWZ1bCBzdWdnZXN0aW9uLiBJbiB0aGUgY29tbW9uIGNhc2Ug bm8gcHJlZW1wdGlvbiBvciBtaWdyYXRpb24KPiA+ID4gb2NjdXJzLCBzbyB0aGUgcHJlZW1wdGlv biBib29ra2VlcGluZyBhbmQgcmVzY2hlZHVsZSBjaGVjayBhcmUgdW5uZWNlc3NhcnkKPiA+ID4g b3ZlcmhlYWQuCj4gPiA+Cj4gPiA+IEltcGxlbWVudGluZyB0aGlzIHNjaGVtZSBmb3IgUklTQy1W IHdpbGwgcmVxdWlyZSBhZGRpdGlvbmFsIGNoYW5nZXMgYmV5b25kCj4gPiA+IHRoZSBjdXJyZW50 IHNlcmllcy4gSWYgdGhpcyBzZXJpZXMgaXMgb3RoZXJ3aXNlIGFjY2VwdGFibGUsIEkgd291bGQg bGlrZQo+ID4gPiB0byBsYW5kIHRoZSBjdXJyZW50IHRoaXNfY3B1Xyogc3VwcG9ydCBmaXJzdCBh bmQgdGhlbiBwcmVwYXJlIGEgZm9sbG93LXVwCj4gPiA+IHNlcmllcyB1c2luZyB0aGlzIGFwcHJv YWNoLgo+ID4KPiA+IEhpIFl1bmh1aSBhbmQgRGF2aWQsCj4gPgo+ID4gRHVyaW5nIHRoZSBtZXJn ZSB3aW5kb3cgYnV0IGJlZm9yZSByYzEsIEkgaW1wbGVtZW50ZWQgYSByaXNjdiBQT0MKPiA+IGZv bGxvd2luZyBhcm02NCdzIHByZWVtcHRpYmxlIHRoaXMgY3B1IHNjaGVtZS4gRWFjaCBvcGVyYXRp b24gcmVjb3Jkcwo+ID4gaXRzIHBlci1jcHUgcG9pbnRlciwgb2Zmc2V0IGFuZCBhZGRyZXNzIHJl Z2lzdGVycy4gRXhjZXB0aW9uIGVudHJ5IHNhdmVzCj4gPiBhbmQgY2xlYXJzIHRoaXMgc3RhdGUs IGFuZCBhIG5vaW5zdHIgYyBoZWxwZXIgcmVwYWlycyB0aGUgc2F2ZWQgb2Zmc2V0Cj4gPiBhbmQg YWRkcmVzcyByZWdpc3RlcnMgb24gZXhjZXB0aW9uIHJldHVybiBhZnRlciBhbnkgbWlncmF0aW9u Lgo+ID4KPiA+IEhvd2V2ZXIsIG15IFBvQyBpcyBiYXNlZCBvbiBjdXJyZW50IHBlcmNwdSBvZmZz ZXQuCj4gPgo+ID4gSSBwbGFuZWQgdG8gc2VudCBpdCBvdXQgbGFzdCBTdW5kYXksIGJ1dCB0aGVu IEkgZm91bmQgWXVuaHVpIHNlbnQKPiA+IGhpcyBwZXJjcHUgc2VyaWVzKHdoaWNoIGlzIHVwIHRv IHY5LCBJIGRpZG4ndCBrbm93IHRoaXMgYmVmb3JlKSBvbiBTYXQuCj4gPiBTbyBJIGhvbGQgb24g dGhlIHNlbmRpbmcuCj4gPgo+ID4gTm93IHdvdWxkIGl0IG1ha2Ugc2Vuc2UgdG8gcmViYXNlIHRo ZSBQb0Mgb24gWXVuaHVpJ3Mgc2VyaWVzIHBhdGNoMiBhbmQKPiA+IHBhdGNoMywgZXNwZWNpYWxs eSB0aGUgcGVyY3B1IG9mZnNldCBvcHRpbWl6YXRpb24/IEkgY2FuIHBvc3QgYW4gUkZDCj4gPiB3 aXRoIHRoaXMgcmViYXNlZCBpbXBsZW1lbnRhdGlvbi4KPiA+Cj4gCj4gR2l2ZW4gdGhlIHN1YnN0 YW50aWFsIGVmZm9ydCBhbHJlYWR5IGludmVzdGVkIGluIGJyaW5naW5nIHRoaXMgc2VyaWVzCj4g dG8gdjksIG15IG9yaWdpbmFsIHBsYW4gd2FzIHRvIGxhbmQgdGhlIGN1cnJlbnQgaW1wbGVtZW50 YXRpb24gZmlyc3QKPiBhbmQgYWRkIHRoZSBwcmVlbXB0aWJsZSBzY2hlbWUgYXMgYSBmb2xsb3ct dXAuCj4gCj4gSG93ZXZlciwgaWYgdGhlIGNvbnNlbnN1cyBpcyB0byBtb3ZlIGRpcmVjdGx5IHRv IHRoZSBwcmVlbXB0aWJsZSBzY2hlbWUsCj4gSSB3aWxsIGltcGxlbWVudCB0aGlzIHNjaGVtZSBp biB0aGUgbmV4dCByZXZpc2lvbiwgYnVpbGRpbmcgb24gdGhlCj4gY2FjaGVkIHBlcmNwdSBvZmZz ZXQgaW50cm9kdWNlZCBpbiBwYXRjaCAyLgo+IAp5ZXMsIEkgc3VnZ2VzdCBnbyB3aXRoIHRoZSBw cmVlbXB0aWJsZSBkZXNpZ24gZnJvbSB0aGUgYmVnaW5uaW5nLiBJdAphdm9pZHMgaW50cm9kdWNp bmcgcHJlZW1wdGlvbi1kaXNhYmxlZCB3cmFwcGVycyB0aGF0IHdvdWxkIGxhdGVyIGJlCnJlbW92 ZWQuIEJ1dCB5b3VyIHByZWVtcHRpb24tZGlzYWJsZWQgdmVyc2lvbiBpc24ndCBkcm9wcGVkLCBp dCBjYW4KYmUgdXNlZCBmb3IgcGVyZm9ybWFuY2UgY29tcGFyaXNvbi4gV2UgY2FuIGRvIHNpbWls YXIgYmVuY2htYXJrCmFzIGFybTY0IGRvZXM6Cmh0dHBzOi8vbG9yZS5rZXJuZWwub3JnL2xpbnV4 LWFybS1rZXJuZWwvMjg5Nzg0OTgtMzQ4ZS00Y2ZkLWFmNzItMTE0NmExMDZlOTZiQGFybS5jb20v CgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpsaW51eC1y aXNjdiBtYWlsaW5nIGxpc3QKbGludXgtcmlzY3ZAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8v bGlzdHMuaW5mcmFkZWFkLm9yZy9tYWlsbWFuL2xpc3RpbmZvL2xpbnV4LXJpc2N2Cg==