From: Leonardo Bras <leo.bras@arm.com>
To: Oliver Upton <oupton@kernel.org>
Cc: Leonardo Bras <leo.bras@arm.com>,
kvmarm@lists.linux.dev, Marc Zyngier <maz@kernel.org>,
Joey Gouly <joey.gouly@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Zenghui Yu <yuzenghui@huawei.com>,
Wei-Lin Chang <weilin.chang@arm.com>,
Steffen Eiden <seiden@linux.ibm.com>,
Fuad Tabba <fuad.tabba@linux.dev>
Subject: Re: [PATCH 6/8] KVM: arm64: Add sys_reg_descs for remaining MTE CMO instructions
Date: Mon, 9 Nov 2026 17:28:20 +0000 [thread overview]
Message-ID: <avICtPQtRH108ILM@LeoBrasDK> (raw)
In-Reply-To: <20261104192124.3932743-7-oupton@kernel.org>
On Wed, Nov 04, 2026 at 11:21:22AM -0800, Oliver Upton wrote:
> Filtering unsupported cache maintenance instructions from a guest relies
> on either having a suitable FGU bit for the feature or a descriptor with
> a visibility() hook.
>
> MTE CMO instructions can be trapped by HCR_EL2.TPCP and lack a suitable
> FGU. Add descriptors for the CMO instructions that UNDEF if MTE isn't
> implemented for the VM.
>
I think I get the idea of using MTE_CMO_INSN(): having the visibility test
for MTE defined in the previous patch, which makes sense with the above
commit message: if !mte -> hidden, then on access it injects undefined.
Please help me understand the other way: if we have mte, then it calls the
'access' callback, which is bad_cmo_trap(), which also inject undefined.
What is the goal here?
Thanks!
Leo
> Signed-off-by: Oliver Upton <oupton@kernel.org>
> ---
> arch/arm64/kvm/sys_regs.c | 18 ++++++++++++++++++
> 1 file changed, 18 insertions(+)
>
> diff --git a/arch/arm64/kvm/sys_regs.c b/arch/arm64/kvm/sys_regs.c
> index b45635471344..7f7a197a9ad6 100644
> --- a/arch/arm64/kvm/sys_regs.c
> +++ b/arch/arm64/kvm/sys_regs.c
> @@ -4295,6 +4295,12 @@ static bool handle_tlbi_el1(struct kvm_vcpu *vcpu, struct sys_reg_params *p,
> .access = (access_fn), \
> }
>
> +static bool bad_cmo_trap(struct kvm_vcpu *vcpu, struct sys_reg_params *p,
> + const struct sys_reg_desc *r)
> +{
> + return bad_trap(vcpu, p, r, "MTE CMO trap");
> +}
> +
> #define MTE_CMO_INSN(insn, access_fn) \
> { \
> SYS_DESC(SYS_##insn), \
> @@ -4304,7 +4310,9 @@ static bool handle_tlbi_el1(struct kvm_vcpu *vcpu, struct sys_reg_params *p,
>
> static struct sys_reg_desc sys_insn_descs[] = {
> { SYS_DESC(SYS_DC_ISW), access_dcsw },
> + MTE_CMO_INSN(DC_IGVAC, bad_cmo_trap),
> MTE_CMO_INSN(DC_IGSW, access_dcsw),
> + MTE_CMO_INSN(DC_IGDVAC, bad_cmo_trap),
> MTE_CMO_INSN(DC_IGDSW, access_dcsw),
>
> SYS_INSN(AT_S1E1R, handle_at_s1e01),
> @@ -4321,6 +4329,7 @@ static struct sys_reg_desc sys_insn_descs[] = {
> { SYS_DESC(SYS_DC_CISW), access_dcsw },
> MTE_CMO_INSN(DC_CIGSW, access_dcsw),
> MTE_CMO_INSN(DC_CIGDSW, access_dcsw),
> + MTE_CMO_INSN(DC_CIGDVAPS, bad_cmo_trap),
>
> SYS_INSN(TLBI_VMALLE1OS, handle_tlbi_el1),
> SYS_INSN(TLBI_VAE1OS, handle_tlbi_el1),
> @@ -4394,6 +4403,15 @@ static struct sys_reg_desc sys_insn_descs[] = {
> SYS_INSN(TLBI_VALE1NXS, handle_tlbi_el1),
> SYS_INSN(TLBI_VAALE1NXS, handle_tlbi_el1),
>
> + MTE_CMO_INSN(DC_CGVAC, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CGDVAC, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CGVAP, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CGDVAP, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CGVADP, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CGDVADP, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CIGVAC, bad_cmo_trap),
> + MTE_CMO_INSN(DC_CIGDVAC, bad_cmo_trap),
> +
> SYS_INSN(AT_S1E2R, handle_at_s1e2),
> SYS_INSN(AT_S1E2W, handle_at_s1e2),
> SYS_INSN(AT_S12E1R, handle_at_s12),
> --
> 2.47.3
>
next prev parent reply other threads:[~2026-11-09 17:28 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-04 19:21 [PATCH 0/8] KVM: arm64: Prefix of fixes from HAFDBS series (for 7.4) Oliver Upton
2026-11-04 19:21 ` [PATCH 1/8] KVM: arm64: nv: Disallow KVM_CAP_ARM_MTE + FEAT_EL2 Oliver Upton
2026-11-04 19:37 ` sashiko-bot
2026-11-04 20:17 ` Oliver Upton
2026-11-04 19:21 ` [PATCH 2/8] KVM: arm64: nv: Add CGT description for FEAT_PoPS instructions Oliver Upton
2026-11-05 18:12 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 3/8] KVM: arm64: Separate user / guest visibility flags Oliver Upton
2026-11-09 16:36 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 4/8] KVM: arm64: nv: Treat the VNCR GICv3 registers as hidden from user Oliver Upton
2026-11-09 16:49 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 5/8] KVM: arm64: Use ->visibility() to filter MTE CMO instructions Oliver Upton
2026-11-09 17:03 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 6/8] KVM: arm64: Add sys_reg_descs for remaining " Oliver Upton
2026-11-09 17:28 ` Leonardo Bras [this message]
2026-11-09 17:48 ` Oliver Upton
2026-11-09 17:55 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 7/8] KVM: arm64: nv: Enforce sysreg visibility before evaulating guest traps Oliver Upton
2026-11-11 12:16 ` Leonardo Bras
2026-11-04 19:21 ` [PATCH 8/8] KVM: arm64: Stop leaning on __kvm_inject_sea() for abort injection Oliver Upton
2026-11-12 15:12 ` Leonardo Bras
2026-11-12 22:22 ` Oliver Upton
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=avICtPQtRH108ILM@LeoBrasDK \
--to=leo.bras@arm.com \
--cc=fuad.tabba@linux.dev \
--cc=joey.gouly@arm.com \
--cc=kvmarm@lists.linux.dev \
--cc=maz@kernel.org \
--cc=oupton@kernel.org \
--cc=seiden@linux.ibm.com \
--cc=suzuki.poulose@arm.com \
--cc=weilin.chang@arm.com \
--cc=yuzenghui@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.