All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <bae0f40adef1ef1ffd3a15c32af7bf42@aosc.io>

diff --git a/a/1.txt b/N1/1.txt
index a118370..5092eac 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,5 +1,5 @@
-在 2017-09-28 22:20,Maxime Ripard 写道:
-> On Thu, Sep 28, 2017 at 10:42:39AM +0000, icenowy@aosc.io wrote:
+? 2017-09-28 22:20?Maxime Ripard ???
+> On Thu, Sep 28, 2017 at 10:42:39AM +0000, icenowy at aosc.io wrote:
 >> > On Sat, Sep 23, 2017 at 12:15:29AM +0000, Icenowy Zheng wrote:
 >> > > The A64 PLL_CPU clock has the same instability if some factor changed
 >> > > without the PLL gated like other SoCs with sun6i-style CCU, e.g. A33,
diff --git a/a/content_digest b/N1/content_digest
index 5354cdb..ed5bfcb 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -3,20 +3,14 @@
  "ref\020170928102752.ceo54qccqakb4xyx@flea\0"
  "ref\0975c0c884d9a83faad6141df474a93af@aosc.io\0"
  "ref\020170928142050.gkbdqlwpfjmpdlg3@flea\0"
- "From\0icenowy@aosc.io\0"
- "Subject\0Re: [PATCH 1/3] clk: sunxi-ng: add mux and pll notifiers for A64 CPU clock\0"
+ "From\0icenowy@aosc.io (icenowy at aosc.io)\0"
+ "Subject\0[PATCH 1/3] clk: sunxi-ng: add mux and pll notifiers for A64 CPU clock\0"
  "Date\0Thu, 28 Sep 2017 22:24:18 +0800\0"
- "To\0Maxime Ripard <maxime.ripard@free-electrons.com>\0"
- "Cc\0devicetree@vger.kernel.org"
-  linux-sunxi@googlegroups.com
-  linux-kernel@vger.kernel.org
-  Chen-Yu Tsai <wens@csie.org>
-  linux-clk@vger.kernel.org
- " linux-arm-kernel@lists.infradead.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
- "\345\234\250 2017-09-28 22:20\357\274\214Maxime Ripard \345\206\231\351\201\223\357\274\232\n"
- "> On Thu, Sep 28, 2017 at 10:42:39AM +0000, icenowy@aosc.io wrote:\n"
+ "? 2017-09-28 22:20?Maxime Ripard ???\n"
+ "> On Thu, Sep 28, 2017 at 10:42:39AM +0000, icenowy at aosc.io wrote:\n"
  ">> > On Sat, Sep 23, 2017 at 12:15:29AM +0000, Icenowy Zheng wrote:\n"
  ">> > > The A64 PLL_CPU clock has the same instability if some factor changed\n"
  ">> > > without the PLL gated like other SoCs with sun6i-style CCU, e.g. A33,\n"
@@ -109,4 +103,4 @@
  "> \n"
  > Maxime
 
-f2f05d58d0f44a9c4ddee7585edf7f55e5c0ee93a8898845e7483146c9729cde
+3b82265614201888f2c827d9fb9258a3b0d08c8109ef2254554cf4e0fd51d4f4

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.