From: "Das, Nirmoy" <nirmoy.das@intel.com>
To: Matthew Auld <matthew.auld@intel.com>, <intel-gfx@lists.freedesktop.org>
Cc: priyanka.dandamudi@intel.com, naresh.kamboju@linaro.org
Subject: Re: [Intel-gfx] [PATCH] drm/i915: disable pci resize on 32-bit machine
Date: Wed, 27 Jul 2022 19:15:26 +0200 [thread overview]
Message-ID: <bbd1ed7c-e76b-8838-ec78-87b99cf2dfd9@intel.com> (raw)
In-Reply-To: <1a2bdeb9-b0a4-e620-f106-b0df7a691241@intel.com>
On 7/27/2022 6:58 PM, Matthew Auld wrote:
> On 26/07/2022 09:32, Nirmoy Das wrote:
>> PCI bar resize only works with 64 bit BAR so disable
>> this on 32-bit machine.
>
> Maybe also mention somewhere that this is just to fix a compiler
> warning with the 0x100000000ull being out-of-range with
> resource_size_t on 32bit?
Yes, sounds good. I will resend with a comment.
Nirmoy
>
> Acked-by: Matthew Auld <matthew.auld@intel.com>
>
>>
>> Fixes: a91d1a17cd341 ("drm/i915: Add support for LMEM PCIe resizable
>> bar")
>> Signed-off-by: Nirmoy Das <nirmoy.das@intel.com>
>> ---
>> drivers/gpu/drm/i915/gt/intel_region_lmem.c | 4 ++++
>> 1 file changed, 4 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/gt/intel_region_lmem.c
>> b/drivers/gpu/drm/i915/gt/intel_region_lmem.c
>> index 6e90032e12e9..aa6aed837194 100644
>> --- a/drivers/gpu/drm/i915/gt/intel_region_lmem.c
>> +++ b/drivers/gpu/drm/i915/gt/intel_region_lmem.c
>> @@ -15,6 +15,7 @@
>> #include "gt/intel_gt_mcr.h"
>> #include "gt/intel_gt_regs.h"
>> +#ifdef CONFIG_64BIT
>> static void _release_bars(struct pci_dev *pdev)
>> {
>> int resno;
>> @@ -111,6 +112,9 @@ static void i915_resize_lmem_bar(struct
>> drm_i915_private *i915, resource_size_t
>> pci_assign_unassigned_bus_resources(pdev->bus);
>> pci_write_config_dword(pdev, PCI_COMMAND, pci_cmd);
>> }
>> +#else
>> +static void i915_resize_lmem_bar(struct drm_i915_private *i915,
>> resource_size_t lmem_size) {}
>> +#endif
>> static int
>> region_lmem_release(struct intel_memory_region *mem)
prev parent reply other threads:[~2022-07-27 17:15 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-26 8:32 [Intel-gfx] [PATCH] drm/i915: disable pci resize on 32-bit machine Nirmoy Das
2022-07-26 9:11 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2022-07-26 12:20 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-07-27 16:58 ` [Intel-gfx] [PATCH] " Matthew Auld
2022-07-27 17:15 ` Das, Nirmoy [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=bbd1ed7c-e76b-8838-ec78-87b99cf2dfd9@intel.com \
--to=nirmoy.das@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=matthew.auld@intel.com \
--cc=naresh.kamboju@linaro.org \
--cc=priyanka.dandamudi@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.