From mboxrd@z Thu Jan  1 00:00:00 1970
From: bugzilla-daemon@bugzilla.kernel.org
Subject: [Bug 28932] New: new avivo PLL calculation in Radeon driver fails
	with certain modelines
Date: Sat, 12 Feb 2011 07:49:13 GMT
Message-ID: <bug-28932-2300@https.bugzilla.kernel.org/>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <dri-devel-bounces@lists.sourceforge.net>
List-Unsubscribe: <https://lists.sourceforge.net/lists/listinfo/dri-devel>,
	<mailto:dri-devel-request@lists.sourceforge.net?subject=unsubscribe>
List-Archive: <http://sourceforge.net/mailarchive/forum.php?forum_name=dri-devel>
List-Post: <mailto:dri-devel@lists.sourceforge.net>
List-Help: <mailto:dri-devel-request@lists.sourceforge.net?subject=help>
List-Subscribe: <https://lists.sourceforge.net/lists/listinfo/dri-devel>,
	<mailto:dri-devel-request@lists.sourceforge.net?subject=subscribe>
Errors-To: dri-devel-bounces@lists.sourceforge.net
To: dri-devel@lists.sourceforge.net
List-Id: dri-devel@lists.freedesktop.org

https://bugzilla.kernel.org/show_bug.cgi?id=28932

           Summary: new avivo PLL calculation in Radeon driver fails with
                    certain modelines
           Product: Drivers
           Version: 2.5
    Kernel Version: 2.6.38-rc4
          Platform: All
        OS/Version: Linux
              Tree: Mainline
            Status: NEW
          Severity: normal
          Priority: P1
         Component: Video(DRI - non Intel)
        AssignedTo: drivers_video-dri@kernel-bugs.osdl.org
        ReportedBy: bitbytebit@gmail.com
        Regression: Yes


This patch https://bugs.freedesktop.org/attachment.cgi?id=41943 fails to
calculate the PLL values for certain lower dotclock modelines.  I can change
the code to use the legacy PLL calculation and things work again.  

Here's an example modeline that fails now, used to work flawless...


# mario 256x224@59.19 15.2699Khz
    ModeLine          "256x224x59.19" 5.130681 256 272 296 336 224 233 236 258
-HSync -VSync

This modeline now with the newer avivo PLL calculation ends up being 133Hz
instead of 59.19 and the Horizontal frequency is 39khz or so.  It's basically
completely wrong, way off of what it should be.

Things work fine for anything that seems to have a dotclock above 12 Mhz or so,
from what I suspect the newer method isn't taking into account possible lower
dotclock and Horizontal frequency modelines.  

Thanks,
Chris

-- 
Configure bugmail: https://bugzilla.kernel.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are watching the assignee of the bug.

------------------------------------------------------------------------------
The ultimate all-in-one performance toolkit: Intel(R) Parallel Studio XE:
Pinpoint memory and threading errors before they happen.
Find and fix more than 250 security defects in the development cycle.
Locate bottlenecks in serial and parallel code that limit performance.
http://p.sf.net/sfu/intel-dev2devfeb
--