Re: [PATCH v6 2/6] configs: mt8188: enable eMMC FIT boot from SPL

["Macpaul Lin (林智斌)" <Macpaul.Lin@mediatek.com>]

[-- Attachment #1: Type: text/plain, Size: 2540 bytes --]

On Sun, 2026-09-06 at 17:30 +0200, Carlo Caione wrote:
> Enable the shared Genio 510/700 SPL path entered by the external DDR
> loader. Keep BSS after the downstream SPL reservation, leaving a
> 0xc800
> guard after the copy window and space for the initial stack and early
> allocations. Use an 8 MiB heap for loading the firmware FIT.
> 
> Load BL31, OP-TEE and U-Boot from eMMC partition 1 using generic SPL
> support. The MediaTek BL31 stalls when given a runtime devicetree as
> its
> platform parameter, so pass NULL there while retaining the standard
> firmware entry-point parameters.
> 
> Signed-off-by: Vitor Sato Eschholz <vsatoes@baylibre.com>
> Signed-off-by: Julien Stephan <jstephan@baylibre.com>
> Signed-off-by: Carlo Caione <ccaione@baylibre.com>
> ---
>  configs/mt8188.config | 33 +++++++++++++++++++++++++++++++++
>  1 file changed, 33 insertions(+)
> 
> diff --git a/configs/mt8188.config b/configs/mt8188.config
> index 29e2b3db878..a7a59940646 100644
> --- a/configs/mt8188.config
> +++ b/configs/mt8188.config
> @@ -28,3 +28,36 @@ CONFIG_MTK_SERIAL=y
>  CONFIG_WDT=y
>  CONFIG_WDT_MTK=y
>  # CONFIG_RANDOM_UUID is not set
> +CONFIG_SPL=y
> +# Fixed destination and copy window of the external DDR loader.
> +CONFIG_SPL_TEXT_BASE=0x40000000
> +CONFIG_SPL_MAX_SIZE=0xaf000
> +CONFIG_SPL_SEPARATE_BSS=y
> +CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
> +# Preserve the downstream reservation, with a 0xc800-byte guard
> after SPL.
> +CONFIG_SPL_BSS_START_ADDR=0x400bb800
> +CONFIG_SPL_BSS_LIMIT=y
> +CONFIG_SPL_BSS_MAX_SIZE=0x10000
> +# Leave 448 KiB above the BSS limit for the stack, global data and
> early heap.
> +CONFIG_SYS_INIT_SP_BSS_OFFSET=0x80000
> +CONFIG_SPL_SYS_MALLOC=y
> +CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
> +# Keep the heap separate from the loaded firmware and its reserved
> memory.
> +CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x5c000000
> +CONFIG_SPL_SYS_MALLOC_SIZE=0x800000
> +CONFIG_SPL_SYSCON=y
> +CONFIG_SPL_CLK=y
> +CONFIG_SPL_SERIAL=y
> +# CONFIG_SPL_USE_TINY_PRINTF is not set
> +CONFIG_SPL_PINCTRL=y
> +CONFIG_SPL_PINCONF=y
> +CONFIG_SPL_WATCHDOG=y
> +CONFIG_SPL_MMC=y
> +CONFIG_SPL_LIBDISK_SUPPORT=y
> +CONFIG_SPL_EFI_PARTITION=y
> +CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
> +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y
> +CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=1
> +CONFIG_SPL_LOAD_FIT=y
> +CONFIG_SPL_ATF=y
> +CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
> 
> 
Reviewed-by: Macpaul Lin <macpaul.lin@mediatek.com>

Thanks!
Macpaul Lin

[-- Attachment #2: Type: text/html, Size: 4663 bytes --]