All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Souza, Jose" <jose.souza@intel.com>
To: "intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>,
	"Hogander, Jouni" <jouni.hogander@intel.com>
Subject: Re: [Intel-gfx] [PATCH v2] drm/i915/display: Ensure PSR gets disabled if no encoders in new state
Date: Wed, 13 Jul 2022 20:58:49 +0000	[thread overview]
Message-ID: <cafdb8204ea02b0059e0ef4facafcdd338a3ab2b.camel@intel.com> (raw)
In-Reply-To: <20220711111750.881552-1-jouni.hogander@intel.com>

On Mon, 2022-07-11 at 14:17 +0300, Jouni Högander wrote:
> Currently PSR is left enabled when all planes are disabled if there
> is no attached encoder in new state. This seems to be causing FIFO
> underruns.

What is the case were there is no attached encoder and active_planes > 0?

> 
> Fix this by checking if encoder exists in new crtc state and disable
> PSR if it doesn't.
> 
> v2: Unify disable logic with existing
> 
> Cc: Mika Kahola <mika.kahola@intel.com>
> Reported-by: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> Signed-off-by: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
> ---
>  drivers/gpu/drm/i915/display/intel_psr.c | 53 ++++++++++++++----------
>  1 file changed, 31 insertions(+), 22 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index e6a870641cd2..90599dd1cb1b 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -1863,36 +1863,45 @@ void intel_psr_pre_plane_update(struct intel_atomic_state *state,
>  				struct intel_crtc *crtc)
>  {
>  	struct drm_i915_private *i915 = to_i915(state->base.dev);
> -	const struct intel_crtc_state *crtc_state =
> -		intel_atomic_get_new_crtc_state(state, crtc);
> -	struct intel_encoder *encoder;
> +	struct intel_crtc_state *new_crtc_state, *old_crtc_state;
> +	int i;
>  
>  	if (!HAS_PSR(i915))
>  		return;
>  
> -	for_each_intel_encoder_mask_with_psr(state->base.dev, encoder,
> -					     crtc_state->uapi.encoder_mask) {
> -		struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
> -		struct intel_psr *psr = &intel_dp->psr;
> -		bool needs_to_disable = false;
> +	for_each_oldnew_intel_crtc_in_state(state, crtc, old_crtc_state,
> +					    new_crtc_state, i) {
> +		struct intel_encoder *encoder;
> +		u32 old_new_encoder_mask = old_crtc_state->uapi.encoder_mask |
> +			new_crtc_state->uapi.encoder_mask;
>  
> -		mutex_lock(&psr->lock);
> +		for_each_intel_encoder_mask_with_psr(state->base.dev, encoder,
> +						     old_new_encoder_mask) {
> +			struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
> +			struct intel_psr *psr = &intel_dp->psr;
> +			bool needs_to_disable = false;
>  
> -		/*
> -		 * Reasons to disable:
> -		 * - PSR disabled in new state
> -		 * - All planes will go inactive
> -		 * - Changing between PSR versions
> -		 */
> -		needs_to_disable |= intel_crtc_needs_modeset(crtc_state);
> -		needs_to_disable |= !crtc_state->has_psr;
> -		needs_to_disable |= !crtc_state->active_planes;
> -		needs_to_disable |= crtc_state->has_psr2 != psr->psr2_enabled;
> +			mutex_lock(&psr->lock);
>  
> -		if (psr->enabled && needs_to_disable)
> -			intel_psr_disable_locked(intel_dp);
> +			/*
> +			 * Reasons to disable:
> +			 * - PSR disabled in new state
> +			 * - All planes will go inactive
> +			 * - Changing between PSR versions
> +			 * - Encoder isn't present in new mask
> +			 */
> +			needs_to_disable |= intel_crtc_needs_modeset(new_crtc_state);
> +			needs_to_disable |= !new_crtc_state->has_psr;
> +			needs_to_disable |= !new_crtc_state->active_planes;
> +			needs_to_disable |= new_crtc_state->has_psr2 != psr->psr2_enabled;
> +			needs_to_disable |= !(new_crtc_state->uapi.encoder_mask &
> +					      drm_encoder_mask(&(encoder)->base));
>  
> -		mutex_unlock(&psr->lock);
> +			if (psr->enabled && needs_to_disable)
> +				intel_psr_disable_locked(intel_dp);
> +
> +			mutex_unlock(&psr->lock);
> +		}
>  	}
>  }
>  


  parent reply	other threads:[~2022-07-13 20:58 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-07-11 11:17 [Intel-gfx] [PATCH v2] drm/i915/display: Ensure PSR gets disabled if no encoders in new state Jouni Högander
2022-07-11 12:43 ` [Intel-gfx] ✗ Fi.CI.BAT: failure for drm/i915/display: Ensure PSR gets disabled if no encoders in new state (rev2) Patchwork
2022-07-11 14:10 ` [Intel-gfx] [PATCH v2] drm/i915/display: Ensure PSR gets disabled if no encoders in new state Lisovskiy, Stanislav
2022-07-12  5:55 ` [Intel-gfx] ✓ Fi.CI.BAT: success for drm/i915/display: Ensure PSR gets disabled if no encoders in new state (rev3) Patchwork
2022-07-12  7:26 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-07-12 16:08 ` [Intel-gfx] ✓ Fi.CI.IGT: success " Patchwork
2022-07-13 20:58 ` Souza, Jose [this message]
2022-07-13 21:04   ` [Intel-gfx] [PATCH v2] drm/i915/display: Ensure PSR gets disabled if no encoders in new state Souza, Jose
2022-07-14  7:22     ` Hogander, Jouni
2022-07-14 15:11       ` Souza, Jose

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cafdb8204ea02b0059e0ef4facafcdd338a3ab2b.camel@intel.com \
    --to=jose.souza@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=jouni.hogander@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.