All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Christian König" <ckoenig.leichtzumerken-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Feifei Xu <Feifei.Xu-5C7GfCeVMHo@public.gmane.org>,
	amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org
Cc: Alexander.Deucher-5C7GfCeVMHo@public.gmane.org,
	Ken.Wang-5C7GfCeVMHo@public.gmane.org,
	christian.koenig-5C7GfCeVMHo@public.gmane.org
Subject: Re: [PATCH 0/8] Cleanup raven1 header files.
Date: Mon, 27 Nov 2017 12:48:42 +0100	[thread overview]
Message-ID: <cefde50b-8274-e600-0616-be0eef83aaf8@gmail.com> (raw)
In-Reply-To: <1511782150-31595-1-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>

Am 27.11.2017 um 12:29 schrieb Feifei Xu:
> Remove folder amd/include/asic_reg/raven1 to avoid header files duplication.
> Header files under this folder will be moved to asic_reg/.
>
> Also removed some unused header files of raven1.
>
> Patches are formated with flag --find-renames and --irreversible-delete.
> They are just for reviewing and not meant to be applied with git apply.

Acked-by: Christian König <christian.koenig@amd.com> for the whole series.

>
> Feifei Xu (8):
>    drm/amd/include:cleanup raven1 sdma header files.
>    drm/amd/include:cleanup raven1 dcn header files.
>    drm/amd/include:cleanup raven1 gc header files.
>    drm/amd/include:cleanup raven1 mmhub header files.
>    drm/amd/include:cleanup raven1 mp header files.
>    drm/amd/include:cleanup raven1 nbio header files.
>    drm/amd/include:cleanup raven1 thm header files.
>    drm/amd/include:cleanup raven1 vcn header files.
>
>   drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c            |     2 +-
>   drivers/gpu/drm/amd/amdgpu/nbio_v7_0.c             |     6 +-
>   drivers/gpu/drm/amd/amdgpu/psp_v10_0.c             |     6 +-
>   drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c             |     2 +-
>   drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c              |     8 +-
>   drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c  |     4 +-
>   .../gpu/drm/amd/display/dc/dcn10/dcn10_resource.c  |    10 +-
>   .../amd/display/dc/gpio/dcn10/hw_factory_dcn10.c   |     4 +-
>   .../amd/display/dc/gpio/dcn10/hw_translate_dcn10.c |     4 +-
>   .../drm/amd/display/dc/i2caux/dcn10/i2caux_dcn10.c |     4 +-
>   .../amd/display/dc/irq/dcn10/irq_service_dcn10.c   |     4 +-
>   .../asic_reg/{raven1/DCN => dcn}/dcn_1_0_offset.h  |     0
>   .../asic_reg/{raven1/DCN => dcn}/dcn_1_0_sh_mask.h |     0
>   .../asic_reg/{raven1/GC => gc}/gc_9_1_offset.h     |     0
>   .../{raven1/MMHUB => mmhub}/mmhub_9_1_offset.h     |     0
>   .../{raven1/MMHUB => mmhub}/mmhub_9_1_sh_mask.h    |     0
>   .../asic_reg/{raven1/MP => mp}/mp_10_0_default.h   |     0
>   .../asic_reg/{raven1/MP => mp}/mp_10_0_offset.h    |     0
>   .../asic_reg/{raven1/MP => mp}/mp_10_0_sh_mask.h   |     0
>   .../{raven1/NBIO => nbio}/nbio_7_0_default.h       |     0
>   .../{raven1/NBIO => nbio}/nbio_7_0_offset.h        |     0
>   .../{raven1/NBIO => nbio}/nbio_7_0_sh_mask.h       |     0
>   .../include/asic_reg/raven1/DCN/dcn_1_0_default.h  |  7988 -----
>   .../include/asic_reg/raven1/GC/gc_9_1_default.h    |  4005 ---
>   .../include/asic_reg/raven1/GC/gc_9_1_sh_mask.h    | 31191 -------------------
>   .../asic_reg/raven1/MMHUB/mmhub_9_1_default.h      |  1028 -
>   .../asic_reg/raven1/SDMA0/sdma0_4_1_sh_mask.h      |  1658 -
>   .../include/asic_reg/raven1/VCN/vcn_1_0_default.h  |   202 -
>   .../{raven1/SDMA0 => sdma0}/sdma0_4_1_default.h    |     0
>   .../{raven1/SDMA0 => sdma0}/sdma0_4_1_offset.h     |     0
>   .../{raven1/THM => thm}/thm_10_0_default.h         |     0
>   .../asic_reg/{raven1/THM => thm}/thm_10_0_offset.h |     0
>   .../{raven1/THM => thm}/thm_10_0_sh_mask.h         |     0
>   .../asic_reg/{raven1/VCN => vcn}/vcn_1_0_offset.h  |     0
>   .../asic_reg/{raven1/VCN => vcn}/vcn_1_0_sh_mask.h |     0
>   drivers/gpu/drm/amd/powerplay/hwmgr/rv_inc.h       |    18 +-
>   36 files changed, 36 insertions(+), 46108 deletions(-)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/DCN => dcn}/dcn_1_0_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/DCN => dcn}/dcn_1_0_sh_mask.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/GC => gc}/gc_9_1_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/MMHUB => mmhub}/mmhub_9_1_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/MMHUB => mmhub}/mmhub_9_1_sh_mask.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/MP => mp}/mp_10_0_default.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/MP => mp}/mp_10_0_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/MP => mp}/mp_10_0_sh_mask.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/NBIO => nbio}/nbio_7_0_default.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/NBIO => nbio}/nbio_7_0_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/NBIO => nbio}/nbio_7_0_sh_mask.h (100%)
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/DCN/dcn_1_0_default.h
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/GC/gc_9_1_default.h
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/GC/gc_9_1_sh_mask.h
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/MMHUB/mmhub_9_1_default.h
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/SDMA0/sdma0_4_1_sh_mask.h
>   delete mode 100644 drivers/gpu/drm/amd/include/asic_reg/raven1/VCN/vcn_1_0_default.h
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/SDMA0 => sdma0}/sdma0_4_1_default.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/SDMA0 => sdma0}/sdma0_4_1_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/THM => thm}/thm_10_0_default.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/THM => thm}/thm_10_0_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/THM => thm}/thm_10_0_sh_mask.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/VCN => vcn}/vcn_1_0_offset.h (100%)
>   rename drivers/gpu/drm/amd/include/asic_reg/{raven1/VCN => vcn}/vcn_1_0_sh_mask.h (100%)
>

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

  parent reply	other threads:[~2017-11-27 11:48 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-11-27 11:29 [PATCH 0/8] Cleanup raven1 header files Feifei Xu
     [not found] ` <1511782150-31595-1-git-send-email-Feifei.Xu-5C7GfCeVMHo@public.gmane.org>
2017-11-27 11:29   ` [PATCH 1/8] drm/amd/include:cleanup raven1 sdma " Feifei Xu
2017-11-27 11:29   ` [PATCH 2/8] drm/amd/include:cleanup raven1 dcn " Feifei Xu
2017-11-27 11:29   ` [PATCH 3/8] drm/amd/include:cleanup raven1 gc " Feifei Xu
2017-11-27 11:29   ` [PATCH 4/8] drm/amd/include:cleanup raven1 mmhub " Feifei Xu
2017-11-27 11:29   ` [PATCH 5/8] drm/amd/include:cleanup raven1 mp " Feifei Xu
2017-11-27 11:29   ` [PATCH 6/8] drm/amd/include:cleanup raven1 nbio " Feifei Xu
2017-11-27 11:29   ` [PATCH 7/8] drm/amd/include:cleanup raven1 thm " Feifei Xu
2017-11-27 11:29   ` [PATCH 8/8] drm/amd/include:cleanup raven1 vcn " Feifei Xu
2017-11-27 11:48   ` Christian König [this message]
2017-11-28  1:53   ` [PATCH 0/8] Cleanup raven1 " Zhang, Jerry (Junwei)

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cefde50b-8274-e600-0616-be0eef83aaf8@gmail.com \
    --to=ckoenig.leichtzumerken-re5jqeeqqe8avxtiumwx3w@public.gmane.org \
    --cc=Alexander.Deucher-5C7GfCeVMHo@public.gmane.org \
    --cc=Feifei.Xu-5C7GfCeVMHo@public.gmane.org \
    --cc=Ken.Wang-5C7GfCeVMHo@public.gmane.org \
    --cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
    --cc=christian.koenig-5C7GfCeVMHo@public.gmane.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.