From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
To: "Sean Christopherson" <seanjc@google.com>,
"Andrew Jones" <andrew.jones@linux.dev>,
"Janosch Frank" <frankja@linux.ibm.com>,
"Claudio Imbrenda" <imbrenda@linux.ibm.com>,
"Nico Böhr" <nrb@linux.ibm.com>,
"Paolo Bonzini" <pbonzini@redhat.com>
Cc: kvm-riscv@lists.infradead.org, linux-s390@vger.kernel.org,
kvm@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH 11/16] x86/sev: Use VC_VECTOR from processor.h
Date: Tue, 10 Jun 2025 15:25:42 +0800 [thread overview]
Message-ID: <cf52eac4-a366-41a1-9a4a-962efdb260ca@linux.intel.com> (raw)
In-Reply-To: <20250529221929.3807680-12-seanjc@google.com>
On 5/30/2025 6:19 AM, Sean Christopherson wrote:
> Use VC_VECTOR (defined in processor.h along with all other known vectors)
> and drop the one-off SEV_ES_VC_HANDLER_VECTOR macro.
>
> No functional change intended.
>
> Signed-off-by: Sean Christopherson <seanjc@google.com>
> ---
> lib/x86/amd_sev.c | 4 ++--
> lib/x86/amd_sev.h | 6 ------
> 2 files changed, 2 insertions(+), 8 deletions(-)
>
> diff --git a/lib/x86/amd_sev.c b/lib/x86/amd_sev.c
> index 66722141..6c0a66ac 100644
> --- a/lib/x86/amd_sev.c
> +++ b/lib/x86/amd_sev.c
> @@ -111,9 +111,9 @@ efi_status_t setup_amd_sev_es(void)
> */
> sidt(&idtr);
> idt = (idt_entry_t *)idtr.base;
> - vc_handler_idt = idt[SEV_ES_VC_HANDLER_VECTOR];
> + vc_handler_idt = idt[VC_VECTOR];
> vc_handler_idt.selector = KERNEL_CS;
> - boot_idt[SEV_ES_VC_HANDLER_VECTOR] = vc_handler_idt;
> + boot_idt[VC_VECTOR] = vc_handler_idt;
>
> return EFI_SUCCESS;
> }
> diff --git a/lib/x86/amd_sev.h b/lib/x86/amd_sev.h
> index ed6e3385..ca7216d4 100644
> --- a/lib/x86/amd_sev.h
> +++ b/lib/x86/amd_sev.h
> @@ -39,12 +39,6 @@
> bool amd_sev_enabled(void);
> efi_status_t setup_amd_sev(void);
>
> -/*
> - * AMD Programmer's Manual Volume 2
> - * - Section "#VC Exception"
> - */
> -#define SEV_ES_VC_HANDLER_VECTOR 29
> -
> /*
> * AMD Programmer's Manual Volume 2
> * - Section "GHCB"
LGTM.
Reviewed-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
--
kvm-riscv mailing list
kvm-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/kvm-riscv
WARNING: multiple messages have this Message-ID (diff)
From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
To: "Sean Christopherson" <seanjc@google.com>,
"Andrew Jones" <andrew.jones@linux.dev>,
"Janosch Frank" <frankja@linux.ibm.com>,
"Claudio Imbrenda" <imbrenda@linux.ibm.com>,
"Nico Böhr" <nrb@linux.ibm.com>,
"Paolo Bonzini" <pbonzini@redhat.com>
Cc: kvm-riscv@lists.infradead.org, linux-s390@vger.kernel.org,
kvm@vger.kernel.org
Subject: Re: [kvm-unit-tests PATCH 11/16] x86/sev: Use VC_VECTOR from processor.h
Date: Tue, 10 Jun 2025 15:25:42 +0800 [thread overview]
Message-ID: <cf52eac4-a366-41a1-9a4a-962efdb260ca@linux.intel.com> (raw)
In-Reply-To: <20250529221929.3807680-12-seanjc@google.com>
On 5/30/2025 6:19 AM, Sean Christopherson wrote:
> Use VC_VECTOR (defined in processor.h along with all other known vectors)
> and drop the one-off SEV_ES_VC_HANDLER_VECTOR macro.
>
> No functional change intended.
>
> Signed-off-by: Sean Christopherson <seanjc@google.com>
> ---
> lib/x86/amd_sev.c | 4 ++--
> lib/x86/amd_sev.h | 6 ------
> 2 files changed, 2 insertions(+), 8 deletions(-)
>
> diff --git a/lib/x86/amd_sev.c b/lib/x86/amd_sev.c
> index 66722141..6c0a66ac 100644
> --- a/lib/x86/amd_sev.c
> +++ b/lib/x86/amd_sev.c
> @@ -111,9 +111,9 @@ efi_status_t setup_amd_sev_es(void)
> */
> sidt(&idtr);
> idt = (idt_entry_t *)idtr.base;
> - vc_handler_idt = idt[SEV_ES_VC_HANDLER_VECTOR];
> + vc_handler_idt = idt[VC_VECTOR];
> vc_handler_idt.selector = KERNEL_CS;
> - boot_idt[SEV_ES_VC_HANDLER_VECTOR] = vc_handler_idt;
> + boot_idt[VC_VECTOR] = vc_handler_idt;
>
> return EFI_SUCCESS;
> }
> diff --git a/lib/x86/amd_sev.h b/lib/x86/amd_sev.h
> index ed6e3385..ca7216d4 100644
> --- a/lib/x86/amd_sev.h
> +++ b/lib/x86/amd_sev.h
> @@ -39,12 +39,6 @@
> bool amd_sev_enabled(void);
> efi_status_t setup_amd_sev(void);
>
> -/*
> - * AMD Programmer's Manual Volume 2
> - * - Section "#VC Exception"
> - */
> -#define SEV_ES_VC_HANDLER_VECTOR 29
> -
> /*
> * AMD Programmer's Manual Volume 2
> * - Section "GHCB"
LGTM.
Reviewed-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
next prev parent reply other threads:[~2025-06-10 7:26 UTC|newest]
Thread overview: 68+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-29 22:19 [kvm-unit-tests PATCH 00/16] x86: Add CPUID properties, clean up related code Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 01/16] lib: Add and use static_assert() convenience wrappers Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-30 6:03 ` Andrew Jones
2025-05-30 6:03 ` Andrew Jones
2025-05-30 9:01 ` Janosch Frank
2025-05-30 9:01 ` Janosch Frank
2025-06-10 6:04 ` Mi, Dapeng
2025-06-10 6:04 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 02/16] x86: Encode X86_FEATURE_* definitions using a structure Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 6:08 ` Mi, Dapeng
2025-06-10 6:08 ` Mi, Dapeng
2025-06-10 13:56 ` Sean Christopherson
2025-06-10 13:56 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 03/16] x86: Add X86_PROPERTY_* framework to retrieve CPUID values Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 6:14 ` Mi, Dapeng
2025-06-10 6:14 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 04/16] x86: Use X86_PROPERTY_MAX_VIRT_ADDR in is_canonical() Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 6:16 ` Mi, Dapeng
2025-06-10 6:16 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 05/16] x86: Implement get_supported_xcr0() using X86_PROPERTY_SUPPORTED_XCR0_{LO,HI} Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 6:18 ` Mi, Dapeng
2025-06-10 6:18 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 06/16] x86: Add and use X86_PROPERTY_INTEL_PT_NR_RANGES Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 6:21 ` Mi, Dapeng
2025-06-10 6:21 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 07/16] x86/pmu: Rename pmu_gp_counter_is_available() to pmu_arch_event_is_available() Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 7:09 ` Mi, Dapeng
2025-06-10 7:09 ` Mi, Dapeng
2025-06-10 16:16 ` Sean Christopherson
2025-06-10 16:16 ` Sean Christopherson
2025-06-11 0:41 ` Mi, Dapeng
2025-06-11 0:41 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 08/16] x86/pmu: Rename gp_counter_mask_length to arch_event_mask_length Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 7:22 ` Mi, Dapeng
2025-06-10 7:22 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 09/16] x86/pmu: Mark all arch events as available on AMD Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 10/16] x86/pmu: Use X86_PROPERTY_PMU_* macros to retrieve PMU information Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 7:29 ` Mi, Dapeng
2025-06-10 7:29 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 11/16] x86/sev: Use VC_VECTOR from processor.h Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 7:25 ` Mi, Dapeng [this message]
2025-06-10 7:25 ` Mi, Dapeng
2025-05-29 22:19 ` [kvm-unit-tests PATCH 12/16] x86/sev: Skip the AMD SEV test if SEV is unsupported/disabled Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 13/16] x86/sev: Define and use X86_FEATURE_* flags for CPUID 0x8000001F Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 14/16] x86/sev: Use X86_PROPERTY_SEV_C_BIT to get the AMD SEV C-bit location Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-29 22:19 ` [kvm-unit-tests PATCH 15/16] x86/sev: Use amd_sev_es_enabled() to detect if SEV-ES is enabled Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-05-30 16:22 ` Liam Merwick
2025-05-30 16:22 ` Liam Merwick
2025-05-29 22:19 ` [kvm-unit-tests PATCH 16/16] x86: Move SEV MSR definitions to msr.h Sean Christopherson
2025-05-29 22:19 ` Sean Christopherson
2025-06-10 19:42 ` [kvm-unit-tests PATCH 00/16] x86: Add CPUID properties, clean up related code Sean Christopherson
2025-06-10 19:42 ` Sean Christopherson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cf52eac4-a366-41a1-9a4a-962efdb260ca@linux.intel.com \
--to=dapeng1.mi@linux.intel.com \
--cc=andrew.jones@linux.dev \
--cc=frankja@linux.ibm.com \
--cc=imbrenda@linux.ibm.com \
--cc=kvm-riscv@lists.infradead.org \
--cc=kvm@vger.kernel.org \
--cc=linux-s390@vger.kernel.org \
--cc=nrb@linux.ibm.com \
--cc=pbonzini@redhat.com \
--cc=seanjc@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.