From: "Mallesh, Koujalagi" <mallesh.koujalagi@intel.com>
To: Riana Tauro <riana.tauro@intel.com>, <intel-xe@lists.freedesktop.org>
Cc: <anshuman.gupta@intel.com>, <rodrigo.vivi@intel.com>,
<aravind.iddamsetty@linux.intel.com>, <badal.nilawar@intel.com>,
<raag.jadav@intel.com>, <ravi.kishore.koppuravuri@intel.com>,
<soham.purkait@intel.com>
Subject: Re: [PATCH v8 11/15] drm/xe/xe_pci_error: Process errors in mmio_enabled
Date: Mon, 8 Jun 2026 15:48:52 +0530 [thread overview]
Message-ID: <cfc3bd8c-7abb-4f34-9c5a-35fed43fcf39@intel.com> (raw)
In-Reply-To: <20260608084700.640376-28-riana.tauro@intel.com>
On 08-06-2026 02:17 pm, Riana Tauro wrote:
> Query system controller when any non fatal error occurs to check
> the type of the error, contain and recover.
>
> The system controller is queried in the mmio_enabled callback.
>
> Signed-off-by: Riana Tauro <riana.tauro@intel.com>
> Reviewed-by: Raag Jadav <raag.jadav@intel.com>
LGTM,
Reviewed-by: Mallesh Koujalagi <mallesh.koujalagi@intel.com>
> ---
> v2: use ras recovery enum (Raag)
>
> v3: add comment for mapping
> use const (Mallesh)
>
> v4: use switch (Raag, Anshuman)
>
> v5: call pci_prepare_reset() before requesting SBR
>
> v6: rebase
> ---
> drivers/gpu/drm/xe/xe_pci_error.c | 22 ++++++++++++++++++++--
> 1 file changed, 20 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/xe/xe_pci_error.c b/drivers/gpu/drm/xe/xe_pci_error.c
> index ab17418aa164..b08601f470d6 100644
> --- a/drivers/gpu/drm/xe/xe_pci_error.c
> +++ b/drivers/gpu/drm/xe/xe_pci_error.c
> @@ -9,6 +9,7 @@
> #include "xe_gt.h"
> #include "xe_pci.h"
> #include "xe_printk.h"
> +#include "xe_ras.h"
> #include "xe_survivability_mode.h"
>
> static void prepare_device_for_reset(struct pci_dev *pdev)
> @@ -28,6 +29,21 @@ static void prepare_device_for_reset(struct pci_dev *pdev)
> pci_disable_device(pdev);
> }
>
> +static pci_ers_result_t ras_action_to_pci_result(struct pci_dev *pdev, u32 action)
> +{
> + switch (action) {
> + case XE_RAS_RECOVERY_ACTION_RECOVERED:
> + return PCI_ERS_RESULT_RECOVERED;
> + case XE_RAS_RECOVERY_ACTION_RESET:
> + prepare_device_for_reset(pdev);
> + return PCI_ERS_RESULT_NEED_RESET;
> + case XE_RAS_RECOVERY_ACTION_DISCONNECT:
> + return PCI_ERS_RESULT_DISCONNECT;
> + default:
> + return PCI_ERS_RESULT_DISCONNECT;
> + }
> +}
> +
> static pci_ers_result_t xe_pci_error_detected(struct pci_dev *pdev, pci_channel_state_t state)
> {
> struct xe_device *xe = pdev_to_xe_device(pdev);
> @@ -56,11 +72,13 @@ static pci_ers_result_t xe_pci_error_detected(struct pci_dev *pdev, pci_channel_
> static pci_ers_result_t xe_pci_error_mmio_enabled(struct pci_dev *pdev)
> {
> struct xe_device *xe = pdev_to_xe_device(pdev);
> + enum xe_ras_recovery_action action;
>
> xe_err(xe, "PCI error: MMIO enabled\n");
>
> - /* TODO: Query system controller for the type of error and take appropriate action */
> - return PCI_ERS_RESULT_RECOVERED;
> + action = xe_ras_process_errors(xe);
> +
> + return ras_action_to_pci_result(pdev, action);
> }
>
> static pci_ers_result_t xe_pci_error_slot_reset(struct pci_dev *pdev)
next prev parent reply other threads:[~2026-06-08 10:19 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-06-08 8:47 [PATCH v8 00/15] Introduce Xe Uncorrectable Error Handling Riana Tauro
2026-06-08 8:47 ` [PATCH v8 01/15] drm/xe/xe_survivability: Decouple survivability info from boot survivability Riana Tauro
2026-06-08 8:47 ` [PATCH v8 02/15] drm/xe/xe_sysctrl: Make sysctrl flood limit reusable Riana Tauro
2026-06-08 8:47 ` [PATCH v8 03/15] drm/xe: Improve wedged state management Riana Tauro
2026-06-08 8:47 ` [PATCH v8 04/15] drm/xe/xe_pci_error: Implement PCI error recovery callbacks Riana Tauro
2026-06-19 10:47 ` Raag Jadav
2026-06-19 11:22 ` Tauro, Riana
2026-06-08 8:47 ` [PATCH v8 05/15] drm/xe/xe_pci_error: Group all devres to release them on PCIe slot reset Riana Tauro
2026-06-08 8:47 ` [PATCH v8 06/15] drm/xe: Skip device access during PCI error recovery Riana Tauro
2026-06-08 8:47 ` [PATCH v8 07/15] drm/xe/xe_ras: Initialize Uncorrectable AER Registers Riana Tauro
2026-06-08 8:47 ` [PATCH v8 08/15] drm/xe/xe_ras: Add support for uncorrectable core-compute errors Riana Tauro
2026-06-12 1:43 ` Mallesh, Koujalagi
2026-06-08 8:47 ` [PATCH v8 09/15] drm/xe/xe_ras: Handle uncorrectable SoC Internal errors Riana Tauro
2026-06-08 8:47 ` [PATCH v8 10/15] drm/xe/xe_ras: Query errors from system controller on probe Riana Tauro
2026-06-08 8:47 ` [PATCH v8 11/15] drm/xe/xe_pci_error: Process errors in mmio_enabled Riana Tauro
2026-06-08 10:18 ` Mallesh, Koujalagi [this message]
2026-06-08 8:47 ` [PATCH v8 12/15] drm/xe/xe_ras: Add support to query device memory errors Riana Tauro
2026-06-08 8:47 ` [PATCH v8 13/15] drm/xe/xe_ras: Add support to query page offline queue and list Riana Tauro
2026-06-08 8:47 ` [RFC PATCH v8 14/15] drm/xe/xe_ras: Add support to offline and decline a page address Riana Tauro
2026-06-08 8:47 ` [RFC PATCH v8 15/15] drm/xe/xe_ras: Process pages from offlined list and queue Riana Tauro
2026-06-08 12:50 ` ✗ CI.checkpatch: warning for Introduce Xe Uncorrectable Error Handling (rev8) Patchwork
2026-06-08 12:52 ` ✓ CI.KUnit: success " Patchwork
2026-06-09 5:28 ` ✗ CI.checkpatch: warning for Introduce Xe Uncorrectable Error Handling (rev9) Patchwork
2026-06-09 5:29 ` ✓ CI.KUnit: success " Patchwork
2026-06-09 6:07 ` ✓ Xe.CI.BAT: " Patchwork
2026-06-09 14:53 ` ✗ Xe.CI.FULL: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cfc3bd8c-7abb-4f34-9c5a-35fed43fcf39@intel.com \
--to=mallesh.koujalagi@intel.com \
--cc=anshuman.gupta@intel.com \
--cc=aravind.iddamsetty@linux.intel.com \
--cc=badal.nilawar@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=raag.jadav@intel.com \
--cc=ravi.kishore.koppuravuri@intel.com \
--cc=riana.tauro@intel.com \
--cc=rodrigo.vivi@intel.com \
--cc=soham.purkait@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.