All of lore.kernel.org
 help / color / mirror / Atom feed
From: Stafford Horne <shorne@gmail.com>
To: peter.maydell@linaro.org
Cc: QEMU Development <qemu-devel@nongnu.org>,
	Stafford Horne <shorne@gmail.com>
Subject: [Qemu-devel] [PULL 00/11] Fixes and features for OpenRISC
Date: Mon,  1 May 2017 08:14:14 +0900	[thread overview]
Message-ID: <cover.1493593744.git.shorne@gmail.com> (raw)

Hello,

This are the openrisc patches I have been circulating on the mailing list
of the last few months.  We have had help from a few new people and added
the following:
 * Fixes for gdb memory debugging
 * Added support for Shadow Registers, EVBAR, EPH
 * Added support for idle state, no more 100% pegged cpu's
 * Fixed VM state persisting

Please consider for pull.

The following changes since commit 359c41abe32638adad503e386969fa428cecff52:

  Update version for v2.9.0 release (2017-04-20 15:31:34 +0100)

are available in the git repository at:

  git://github.com/stffrdhrn/qemu.git tags/pull-or-20170429

for you to fetch changes up to 700a330fbf023429a82222449a3f9bf0a884c767:

  target/openrisc: Support non-busy idle state using PMR SPR (2017-04-29 19:12:28 +0900)

----------------------------------------------------------------
QEMU fixes and features for openrisc.

----------------------------------------------------------------
Stafford Horne (9):
      MAINTAINERS: Add myself as openrisc maintainer
      target/openrisc: Fixes for memory debugging
      target/openrisc: add numcores and coreid support
      migration: Add VMSTATE_UINTTL_2DARRAY()
      target/openrisc: implement shadow registers
      migration: Add VMSTATE_STRUCT_2DARRAY()
      target/openrisc: Implement full vmstate serialization
      target/openrisc: Remove duplicate features property
      target/openrisc: Support non-busy idle state using PMR SPR

Tim 'mithro' Ansell (2):
      target/openrisc: Implement EVBAR register
      target/openrisc: Implement EPH bit

 MAINTAINERS                         |  4 +-
 hw/openrisc/cputimer.c              |  1 +
 include/migration/cpu.h             |  7 ++++
 include/migration/vmstate.h         | 15 ++++++++
 linux-user/elfload.c                |  2 +-
 linux-user/main.c                   | 18 ++++-----
 linux-user/openrisc/target_cpu.h    |  6 +--
 linux-user/openrisc/target_signal.h |  2 +-
 linux-user/signal.c                 | 16 ++++----
 target/openrisc/cpu.c               | 16 +++-----
 target/openrisc/cpu.h               | 46 ++++++++++++++--------
 target/openrisc/gdbstub.c           |  4 +-
 target/openrisc/interrupt.c         | 11 +++++-
 target/openrisc/machine.c           | 76 +++++++++++++++++++++++++++++++++++--
 target/openrisc/mmu.c               | 23 +++++++++--
 target/openrisc/sys_helper.c        | 35 +++++++++++++++++
 target/openrisc/translate.c         |  5 ++-
 17 files changed, 225 insertions(+), 62 deletions(-)
-- 
2.9.3

             reply	other threads:[~2017-04-30 23:14 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-04-30 23:14 Stafford Horne [this message]
2017-04-30 23:14 ` [Qemu-devel] [PULL 01/11] MAINTAINERS: Add myself as openrisc maintainer Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 02/11] target/openrisc: Implement EVBAR register Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 03/11] target/openrisc: Implement EPH bit Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 04/11] target/openrisc: Fixes for memory debugging Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 05/11] target/openrisc: add numcores and coreid support Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 06/11] migration: Add VMSTATE_UINTTL_2DARRAY() Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 07/11] target/openrisc: implement shadow registers Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 08/11] migration: Add VMSTATE_STRUCT_2DARRAY() Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 09/11] target/openrisc: Implement full vmstate serialization Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 10/11] target/openrisc: Remove duplicate features property Stafford Horne
2017-04-30 23:14 ` [Qemu-devel] [PULL 11/11] target/openrisc: Support non-busy idle state using PMR SPR Stafford Horne
2017-05-01  0:06 ` [Qemu-devel] [PULL 00/11] Fixes and features for OpenRISC no-reply
2017-05-02 14:20 ` Stefan Hajnoczi
2017-05-02 15:05   ` Stafford Horne

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=cover.1493593744.git.shorne@gmail.com \
    --to=shorne@gmail.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.