From: "Naveen N Rao (AMD)" <naveen@kernel.org>
To: <x86@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@redhat.com>, Borislav Petkov <bp@alien8.de>,
Dave Hansen <dave.hansen@linux.intel.com>,
"H. Peter Anvin" <hpa@zytor.com>, <linux-kernel@vger.kernel.org>,
Nikunj A Dadhania <nikunj@amd.com>,
Manali Shukla <manali.shukla@amd.com>,
Bharata B Rao <bharata@amd.com>
Subject: [PATCH 0/5] Support additional AMD EILVT registers
Date: Wed, 1 Apr 2026 10:26:31 +0530 [thread overview]
Message-ID: <cover.1775019269.git.naveen@kernel.org> (raw)
Future AMD processors will be increasing the number of APIC EILVT
registers (*). This series adds support for the same along with some
related cleanups.
(*) https://docs.amd.com/v/u/en-US/69205_1.00_AMD64_IBS_PUB)
- Naveen
Naveen N Rao (AMD) (5):
x86/apic: Drop AMD Extended Interrupt LVT macros
x86/apic: Drop unused AMD EILVT macros
perf/amd/ibs: Limit the max EILVT register count for AMD family 0x10
x86/apic: Introduce a variable to track the number of EILVT registers
x86/apic: Drop APIC_EILVT_NR_MAX and switch to using apic_eilvt_count
arch/x86/include/asm/apic.h | 2 ++
arch/x86/include/asm/apicdef.h | 9 +--------
arch/x86/events/amd/ibs.c | 10 +++++-----
arch/x86/kernel/apic/apic.c | 33 +++++++++++++++++++++++++--------
arch/x86/kernel/cpu/mce/amd.c | 6 +++---
5 files changed, 36 insertions(+), 24 deletions(-)
base-commit: cf112712c193e837225d740ec3e139774f2496f2
--
2.53.0
next reply other threads:[~2026-04-01 4:57 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-04-01 4:56 Naveen N Rao (AMD) [this message]
2026-04-01 4:56 ` [PATCH 1/5] x86/apic: Drop AMD Extended Interrupt LVT macros Naveen N Rao (AMD)
2026-04-03 23:06 ` [tip: x86/cleanups] " tip-bot2 for Naveen N Rao (AMD)
2026-04-01 4:56 ` [PATCH 2/5] x86/apic: Drop unused AMD EILVT macros Naveen N Rao (AMD)
2026-04-01 4:56 ` [PATCH 3/5] perf/amd/ibs: Limit the max EILVT register count for AMD family 0x10 Naveen N Rao (AMD)
2026-04-01 4:56 ` [PATCH 4/5] x86/apic: Introduce a variable to track the number of EILVT registers Naveen N Rao (AMD)
2026-04-08 10:24 ` Naveen N Rao
2026-04-01 4:56 ` [PATCH 5/5] x86/apic: Drop APIC_EILVT_NR_MAX and switch to using apic_eilvt_count Naveen N Rao (AMD)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1775019269.git.naveen@kernel.org \
--to=naveen@kernel.org \
--cc=bharata@amd.com \
--cc=bp@alien8.de \
--cc=dave.hansen@linux.intel.com \
--cc=hpa@zytor.com \
--cc=linux-kernel@vger.kernel.org \
--cc=manali.shukla@amd.com \
--cc=mingo@redhat.com \
--cc=nikunj@amd.com \
--cc=tglx@linutronix.de \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.