From mboxrd@z Thu Jan  1 00:00:00 1970
From: Chris Wilson <chris@chris-wilson.co.uk>
Subject: Re: [PATCH 1/2] drm/i915: properly lock gt_fifo_count
Date: Sun, 06 Nov 2011 08:39:46 +0000
Message-ID: <d08817$23njts@azsmga001.ch.intel.com>
References: <1320539464-6201-1-git-send-email-daniel.vetter@ffwll.ch>
	<1320540095-1346-1-git-send-email-daniel.vetter@ffwll.ch>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Return-path: <intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org>
Received: from mga03.intel.com (mga03.intel.com [143.182.124.21])
	by gabe.freedesktop.org (Postfix) with ESMTP id A77F09E7D2
	for <intel-gfx@lists.freedesktop.org>;
	Sun,  6 Nov 2011 01:39:53 -0700 (PDT)
In-Reply-To: <1320540095-1346-1-git-send-email-daniel.vetter@ffwll.ch>
List-Unsubscribe: <http://lists.freedesktop.org/mailman/options/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <http://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <http://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
	<mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Sender: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
Errors-To: intel-gfx-bounces+gcfxdi-intel-gfx=m.gmane.org@lists.freedesktop.org
To: intel-gfx <intel-gfx@lists.freedesktop.org>
Cc: Daniel Vetter <daniel.vetter@ffwll.ch>
List-Id: intel-gfx@lists.freedesktop.org

On Sun,  6 Nov 2011 01:41:35 +0100, Daniel Vetter <daniel.vetter@ffwll.ch> wrote:
> Use a combination of atomic_t and a spinlocked slow-path to make most
> writes fast.

What happened to the rule that this was protected by struct_mutex?
Did you find a violation? Or is this step 1 in the hundred step plan to
clarify and fix the locking around register access?
-Chris

-- 
Chris Wilson, Intel Open Source Technology Centre