From: Krzysztof Kozlowski <krzk@kernel.org>
To: JieGan <quic_jiegan@quicinc.com>
Cc: Rob Herring <robh@kernel.org>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Mike Leach <mike.leach@linaro.org>,
James Clark <james.clark@linaro.org>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Maxime Coquelin <mcoquelin.stm32@gmail.com>,
Alexandre Torgue <alexandre.torgue@foss.st.com>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Jinlong Mao <quic_jinlmao@quicinc.com>,
coresight@lists.linaro.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
Tingwei Zhang <quic_tingweiz@quicinc.com>,
Yuanfang Zhang <quic_yuanfang@quicinc.com>,
Tao Zhang <quic_taozha@quicinc.com>,
Song Chai <quic_songchai@quicinc.com>,
linux-arm-msm@vger.kernel.org,
linux-stm32@st-md-mailman.stormreply.com
Subject: Re: [PATCH v3 3/5] dt-bindings: arm: Add Coresight TMC Control Unit hardware
Date: Mon, 19 Aug 2024 11:51:41 +0200 [thread overview]
Message-ID: <d117e157-f2e2-4e17-bbe4-b84001eae1bb@kernel.org> (raw)
In-Reply-To: <ZsMHnKKvOey4SA1O@jiegan-gv.ap.qualcomm.com>
On 19/08/2024 10:51, JieGan wrote:
> On Mon, Aug 19, 2024 at 08:25:33AM +0200, Krzysztof Kozlowski wrote:
>> On 19/08/2024 03:49, JieGan wrote:
>>> On Sun, Aug 18, 2024 at 08:28:34AM -0600, Rob Herring wrote:
>>>> On Mon, Aug 12, 2024 at 10:41:39AM +0800, Jie Gan wrote:
>>>>> Add binding file to specify how to define a Coresight TMC
>>>>> Control Unit device in device tree.
>>>>>
>>>>> It is responsible for controlling the data filter function
>>>>> based on the source device's Trace ID for TMC ETR device.
>>>>> The trace data with that Trace id can get into ETR's buffer
>>>>> while other trace data gets ignored.
>>>>>
>>>>> Signed-off-by: Jie Gan <quic_jiegan@quicinc.com>
>>>>> ---
>>>>> .../bindings/arm/qcom,coresight-ctcu.yaml | 79 +++++++++++++++++++
>>>>> 1 file changed, 79 insertions(+)
>>>>> create mode 100644 Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml
>>>>>
>>>>> diff --git a/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml
>>>>> new file mode 100644
>>>>> index 000000000000..7a9580007942
>>>>> --- /dev/null
>>>>> +++ b/Documentation/devicetree/bindings/arm/qcom,coresight-ctcu.yaml
>>>>> @@ -0,0 +1,79 @@
>>>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
>>>>> +%YAML 1.2
>>>>> +---
>>>>> +$id: http://devicetree.org/schemas/arm/qcom,coresight-ctcu.yaml#
>>>>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>>>>> +
>>>>> +title: CoreSight TMC Control Unit
>>>>> +
>>>>> +maintainers:
>>>>> + - Yuanfang Zhang <quic_yuanfang@quicinc.com>
>>>>> + - Mao Jinlong <quic_jinlmao@quicinc.com>
>>>>> + - Jie Gan <quic_jiegan@quicinc.com>
>>>>> +
>>>>> +description:
>>>>> + The Coresight TMC Control unit controls various Coresight behaviors.
>>>>> + It works as a helper device when connected to TMC ETR device.
>>>>> + It is responsible for controlling the data filter function based on
>>>>> + the source device's Trace ID for TMC ETR device. The trace data with
>>>>> + that Trace id can get into ETR's buffer while other trace data gets
>>>>> + ignored.
>>>>
>>>> Nowhere is TMC defined.
>>> The Coresight TMC control unit(CTCU) connected to Coresight TMC device via replicator and
>>> works as a helper device to TMC device.
>>
>> Did you understand the feedback or just responding with whatever to get
>> rid of reviewers?
>
> Sorry for the insufficient clarity in my response, I am just misunderstood the feedback and try
> to explain the relationship between TMC and CTCU device.
>
> I will add the TMC description to explain what TMC is as shown below:
> The Trace Memory Controller(TMC) is used for Embedded Trace Buffer(ETB), Embedded Trace FIFO(ETF)
> and Embedded Trace Router(ETR) configurations. The configuration mode (ETB, ETF, ETR) is
> discovered at boot time when the device is probed.
Thanks.
>
>>
>>>
>>> The in-ports listed below illustrate their connection to TMC devices.
>>>
>>>>
>>>>> +
>>>>> +properties:
>>>>> + compatible:
>>>>> + enum:
>>>>> + - qcom,sa8775p-ctcu
>>>>> +
>>>>> + reg:
>>>>> + maxItems: 1
>>>>> +
>>>>> + clocks:
>>>>> + maxItems: 1
>>>>> +
>>>>> + clock-names:
>>>>> + items:
>>>>> + - const: apb
>>>>> +
>>>>> + in-ports:
>>>>
>>>> Use 'ports' unless you have both in and out ports.
>>> The ‘in-ports’ and ‘out-ports’ properties will be parsed by ‘of_coresight_get_port_parent’
>>> and their relationships to other devices will be stored in the coresight_platform_data structure.
>>>
>>> for example:
>>> struct coresight_platform_data {
>>> int nr_inconns;
>>> int nr_outconns;
>>> struct coresight_connection **out_conns;
>>> struct coresight_connection **in_conns;
>>> };
>>>
>>> https://elixir.bootlin.com/linux/v6.11-rc4/source/drivers/hwtracing/coresight/coresight-platform.c#L147
>>
>> and? If you respond with some unrelated argument, we will respond with
>> the same: Use 'ports' unless you have both in and out ports.
>
> Sorry for the insufficient response.
>
> The Coresight driver prefers using ‘in-ports’ and ‘out-ports’ instead of the ‘ports’ property, as each
> Coresight component needs to specify its input and output directions.
>
> The Coresight system operates by integrating all Coresight components and construting its data flow path
> based on the defined directions.
>
> Consequently, the data flow direction cannot be determined when utilizing the ‘ports’ property in the
> Coresight system.
It can be determined. Driver knows that there are only in-ports, so you
cannot have here other direction. Maybe the drivers have somehow this
hard-coded? But that's a bit annoying limitation.
Best regards,
Krzysztof
next prev parent reply other threads:[~2024-08-19 9:51 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-12 2:41 [PATCH v3 0/5] Coresight: Add Coresight TMC Control Unit driver Jie Gan
2024-08-12 2:41 ` [PATCH v3 1/5] Coresight: Add support for new APB clock name Jie Gan
2024-08-12 2:41 ` [PATCH v3 2/5] Coresight: Add trace_id function to retrieving the trace ID Jie Gan
2024-08-12 2:41 ` [PATCH v3 3/5] dt-bindings: arm: Add Coresight TMC Control Unit hardware Jie Gan
2024-08-18 14:28 ` Rob Herring
2024-08-19 1:49 ` JieGan
2024-08-19 6:25 ` Krzysztof Kozlowski
2024-08-19 8:51 ` JieGan
2024-08-19 9:51 ` Krzysztof Kozlowski [this message]
2024-08-20 6:36 ` JieGan
2024-08-22 9:55 ` Krzysztof Kozlowski
2024-08-22 11:43 ` Suzuki K Poulose
2024-08-19 6:26 ` Krzysztof Kozlowski
2024-08-19 9:06 ` JieGan
2024-08-19 9:41 ` Krzysztof Kozlowski
2024-08-19 9:50 ` JieGan
2024-08-12 2:41 ` [PATCH v3 4/5] Coresight: Add Coresight TMC Control Unit driver Jie Gan
2024-08-12 2:41 ` [PATCH v3 5/5] arm64: dts: qcom: Add CTCU and ETR nodes for SA8775p Jie Gan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d117e157-f2e2-4e17-bbe4-b84001eae1bb@kernel.org \
--to=krzk@kernel.org \
--cc=alexander.shishkin@linux.intel.com \
--cc=alexandre.torgue@foss.st.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=coresight@lists.linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=james.clark@linaro.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-stm32@st-md-mailman.stormreply.com \
--cc=mcoquelin.stm32@gmail.com \
--cc=mike.leach@linaro.org \
--cc=quic_jiegan@quicinc.com \
--cc=quic_jinlmao@quicinc.com \
--cc=quic_songchai@quicinc.com \
--cc=quic_taozha@quicinc.com \
--cc=quic_tingweiz@quicinc.com \
--cc=quic_yuanfang@quicinc.com \
--cc=robh@kernel.org \
--cc=suzuki.poulose@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.