From: Andrew Jeffery <andrew@codeconstruct.com.au>
To: soc <soc@lists.linux.dev>
Cc: linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org,
Joel Stanley <joel@jms.id.au>
Subject: [GIT PULL] aspeed: First batch of devicetree changes for 6.19
Date: Fri, 31 Oct 2025 09:40:25 +1030 [thread overview]
Message-ID: <d2bd7e3e6045ac68875fd220e528c76f4fb2faac.camel@codeconstruct.com.au> (raw)
Hello SoC maintainers,
The following changes since commit 3a8660878839faadb4f1a6dd72c3179c1df56787:
Linux 6.18-rc1 (2025-10-12 13:42:36 -0700)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/bmc/linux.git tags/aspeed-6.19-devicetree-0
for you to fetch changes up to 6953afcd81a2cc73784e3dd23faa0a1aaf97441a:
ARM: dts: aspeed: santabarbara: Add eeprom device node for PRoT module (2025-10-17 16:44:13 +1030)
----------------------------------------------------------------
First batch of ASPEED Arm devicetree changes for 6.19
Significant changes:
- The IBM Power11 FSI DTSIs have been rearranged to accommodate new systems
New platforms:
- IBM Balcones
The Balcones system is similar to Bonnell but with a POWER11 processor.
Like POWER10, the POWER11 is a dual-chip module, so a dual chip FSI
tree is needed.
- Meta Yosemite5
The Yosemite5 platform provides monitoring of voltages, power,
temperatures, and other critical parameters across the motherboard,
CXL board, E1.S expansion board, and NIC components.
Updated platforms:
- clemente (Meta): LEDs, shunt resistor configuration
- santabarbara (Meta): AMD APML, EEPROMs, LEDs, GPIO line names, MCTP for NICs
There are a scattering of one-off changes and devicetree cleanups for other
platforms as well.
----------------------------------------------------------------
Daniel Hsu (1):
ARM: dts: aspeed: harma: Add MCTP I2C controller node
Eddie James (4):
dt-bindings: arm: aspeed: add IBM Balcones board
dt-bindings: arm: aspeed: add IBM Bonnell board
ARM: dts: aspeed: Add Balcones system
ARM: dts: aspeed: Fix max31785 fan properties
Fred Chen (7):
ARM: dts: aspeed: santabarbara: Add blank lines between nodes for readability
ARM: dts: aspeed: santabarbara: Add sensor support for extension boards
ARM: dts: aspeed: santabarbara: Enable MCTP for frontend NIC
ARM: dts: aspeed: santabarbara: Add bmc_ready_noled Led
ARM: dts: aspeed: santabarbara: Add gpio line name
ARM: dts: aspeed: santabarbara: Add AMD APML interface support
ARM: dts: aspeed: santabarbara: Add eeprom device node for PRoT module
Kevin Tung (2):
dt-bindings: arm: aspeed: add Meta Yosemite5 board
ARM: dts: aspeed: yosemite5: Add Meta Yosemite5 BMC
Leo Wang (2):
ARM: dts: aspeed: clemente: add shunt-resistor-micro-ohms for LM5066i
ARM: dts: aspeed: clemente: Add HDD LED GPIO
Zane Li (1):
ARM: dts: aspeed: yosemite4: allocate ramoops for kernel panic
Documentation/devicetree/bindings/arm/aspeed/aspeed.yaml | 3 +
arch/arm/boot/dts/aspeed/Makefile | 2 +
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-clemente.dts | 9 +-
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-harma.dts | 8 +
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-santabarbara.dts | 919 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++-
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts | 14 ++
arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite5.dts | 1067 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/arm/boot/dts/aspeed/aspeed-bmc-ibm-balcones.dts | 609 ++++++++++++++++++++++++++++++++++++++++++++++++++
arch/arm/boot/dts/aspeed/aspeed-bmc-ibm-bonnell.dts | 4 -
arch/arm/boot/dts/aspeed/aspeed-bmc-ibm-everest.dts | 8 -
arch/arm/boot/dts/aspeed/aspeed-bmc-ibm-rainier.dts | 12 -
arch/arm/boot/dts/aspeed/aspeed-bmc-opp-tacoma.dts | 36 ---
arch/arm/boot/dts/aspeed/ibm-power11-dual.dtsi | 779 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
arch/arm/boot/dts/aspeed/ibm-power11-quad.dtsi | 769 +--------------------------------------------------------------
14 files changed, 3405 insertions(+), 834 deletions(-)
create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite5.dts
create mode 100644 arch/arm/boot/dts/aspeed/aspeed-bmc-ibm-balcones.dts
create mode 100644 arch/arm/boot/dts/aspeed/ibm-power11-dual.dtsi
next reply other threads:[~2025-10-30 23:10 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-30 23:10 Andrew Jeffery [this message]
2025-11-21 20:22 ` [GIT PULL] aspeed: First batch of devicetree changes for 6.19 patchwork-bot+linux-soc
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d2bd7e3e6045ac68875fd220e528c76f4fb2faac.camel@codeconstruct.com.au \
--to=andrew@codeconstruct.com.au \
--cc=joel@jms.id.au \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=soc@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.