From: Krzysztof Kozlowski <krzk@kernel.org>
To: Lijo Lazar <lijo.lazar@amd.com>, amd-gfx@lists.freedesktop.org
Cc: Hawking.Zhang@amd.com, Alexander.Deucher@amd.com,
Christian.Koenig@amd.com, Jesse.Zhang@amd.com
Subject: Re: [RFC PATCH v3 02/10] drm/amdgpu: Add cwsr functions
Date: Thu, 4 Dec 2025 08:36:31 +0100 [thread overview]
Message-ID: <d5b202f2-c8cf-4b29-b183-e3cbf73f4225@kernel.org> (raw)
In-Reply-To: <20251203130436.745633-3-lijo.lazar@amd.com>
On 03/12/2025 13:54, Lijo Lazar wrote:
> + BUILD_BUG_ON(sizeof(cwsr_trap_gfx11_hex) > PAGE_SIZE);
> + cwsr_info->isa_buf = cwsr_trap_gfx11_hex;
> + cwsr_info->isa_sz = sizeof(cwsr_trap_gfx11_hex);
> + } else {
> + BUILD_BUG_ON(sizeof(cwsr_trap_gfx12_hex) >
> + AMDGPU_CWSR_TBA_MAX_SIZE);
> + cwsr_info->isa_buf = cwsr_trap_gfx12_hex;
> + cwsr_info->isa_sz = sizeof(cwsr_trap_gfx12_hex);
> + }
> +}
> +
> +int amdgpu_cwsr_init(struct amdgpu_device *adev)
> +{
> + struct amdgpu_cwsr_info *cwsr_info __free(kfree) = NULL;
This is an undesired syntax explicitly documented as one to avoid. You
need here proper assignment, not NULL. Please don't use cleanup.h if you
do not intend to follow it because it does not make the code simpler.
Best regards,
Krzysztof
next prev parent reply other threads:[~2025-12-04 7:36 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-12-03 12:54 [RFC PATCH v3 00/10] Add CWSR support to user queues Lijo Lazar
2025-12-03 12:54 ` [RFC PATCH v3 01/10] drm/amdgpu: Add helper function to get xcc count Lijo Lazar
2025-12-16 16:32 ` Alex Deucher
2025-12-03 12:54 ` [RFC PATCH v3 02/10] drm/amdgpu: Add cwsr functions Lijo Lazar
2025-12-04 7:36 ` Krzysztof Kozlowski [this message]
2025-12-04 8:03 ` Lazar, Lijo
2025-12-04 8:06 ` Krzysztof Kozlowski
2025-12-04 8:08 ` Krzysztof Kozlowski
2025-12-04 8:08 ` Lazar, Lijo
2025-12-16 16:38 ` Alex Deucher
2025-12-22 5:38 ` Zhang, Jesse(Jie)
2025-12-03 12:54 ` [RFC PATCH v3 03/10] drm/amdgpu: Fill cwsr save area details Lijo Lazar
2025-12-16 16:40 ` Alex Deucher
2025-12-03 12:54 ` [RFC PATCH v3 04/10] drm/amdgpu: Add user save area params validation Lijo Lazar
2025-12-16 16:15 ` Alex Deucher
2025-12-03 12:54 ` [RFC PATCH v3 05/10] drm/amdgpu: Add cwsr to device init/fini sequence Lijo Lazar
2025-12-16 16:41 ` Alex Deucher
2025-12-03 12:54 ` [RFC PATCH v3 06/10] drm/amdgpu: Add first level cwsr handler to userq Lijo Lazar
2025-12-16 16:43 ` Alex Deucher
2025-12-19 8:37 ` Zhang, Jesse(Jie)
2025-12-03 12:54 ` [RFC PATCH v3 07/10] drm/amdgpu: Add user save area params to mqd input Lijo Lazar
2025-12-03 12:54 ` [RFC PATCH v3 08/10] drm/amdgpu: Add ioctl to get cwsr details Lijo Lazar
2025-12-16 16:55 ` Alex Deucher
2026-01-05 6:10 ` Lazar, Lijo
2025-12-03 12:55 ` [RFC PATCH v3 09/10] drm/amdgpu: Add ioctl support for cwsr params Lijo Lazar
2025-12-16 16:30 ` Alex Deucher
2026-01-05 6:33 ` Lazar, Lijo
2025-12-03 12:55 ` [RFC PATCH v3 10/10] drm/amdgpu: Add ioctl to set level2 handler Lijo Lazar
2025-12-16 16:26 ` Alex Deucher
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d5b202f2-c8cf-4b29-b183-e3cbf73f4225@kernel.org \
--to=krzk@kernel.org \
--cc=Alexander.Deucher@amd.com \
--cc=Christian.Koenig@amd.com \
--cc=Hawking.Zhang@amd.com \
--cc=Jesse.Zhang@amd.com \
--cc=amd-gfx@lists.freedesktop.org \
--cc=lijo.lazar@amd.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.