From: Claudiu Beznea <claudiu.beznea@tuxon.dev>
To: John Madieu <john.madieu.xa@bp.renesas.com>,
claudiu.beznea.uj@bp.renesas.com, lpieralisi@kernel.org,
kwilczynski@kernel.org, mani@kernel.org, geert+renesas@glider.be,
krzk+dt@kernel.org
Cc: robh@kernel.org, bhelgaas@google.com, conor+dt@kernel.org,
magnus.damm@gmail.com, biju.das.jz@bp.renesas.com,
linux-pci@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
devicetree@vger.kernel.org, linux-clk@vger.kernel.org,
john.madieu@gmail.com
Subject: Re: [PATCH v8 04/15] clk: renesas: r9a09g047: Add PCIe clocks and reset
Date: Wed, 11 Mar 2026 14:42:36 +0200 [thread overview]
Message-ID: <d88c8bcc-2694-44cd-9197-a1ab805447ff@tuxon.dev> (raw)
In-Reply-To: <20260306143423.19562-5-john.madieu.xa@bp.renesas.com>
On 3/6/26 16:34, John Madieu wrote:
> Add necessary clocks and reset entries for the PCIe controller
>
> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
> Signed-off-by: John Madieu <john.madieu.xa@bp.renesas.com>
Reviewed-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
next prev parent reply other threads:[~2026-03-11 12:42 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-03-06 14:34 [PATCH v8 00/15] PCI: renesas: Add RZ/G3E PCIe controller support John Madieu
2026-03-06 14:34 ` [PATCH v8 01/15] PCI: rzg3s-host: Fix reset handling in probe error path John Madieu
2026-03-06 14:34 ` [PATCH v8 02/15] PCI: rzg3s-host: Reorder reset assertion during suspend John Madieu
2026-03-06 14:34 ` [PATCH v8 03/15] PCI: rzg3s-host: Rework inbound window algorithm for multi-SoC support John Madieu
2026-03-06 14:34 ` [PATCH v8 04/15] clk: renesas: r9a09g047: Add PCIe clocks and reset John Madieu
2026-03-11 12:42 ` Claudiu Beznea [this message]
2026-03-06 14:34 ` [PATCH v8 05/15] dt-bindings: PCI: renesas,r9a08g045s33-pcie: Fix naming properties John Madieu
2026-03-06 14:34 ` [PATCH v8 06/15] dt-bindings: PCI: renesas,r9a08g045s33-pcie: Document RZ/G3E SoC John Madieu
2026-03-06 14:34 ` [PATCH v8 07/15] PCI: rzg3s-host: Make SYSC register offsets SoC-specific John Madieu
2026-03-06 14:34 ` [PATCH v8 08/15] PCI: rzg3s-host: Make configuration reset lines optional John Madieu
2026-03-06 14:34 ` [PATCH v8 09/15] PCI: rzg3s-host: Add SoC-specific configuration and initialization callbacks John Madieu
2026-03-06 14:34 ` [PATCH v8 10/15] PCI: rzg3s-host: Explicitly set class code for RZ/G3E compatibility John Madieu
2026-03-06 14:34 ` [PATCH v8 11/15] PCI: rzg3s-host: Add PCIe Gen3 (8.0 GT/s) link speed support John Madieu
2026-03-06 14:34 ` [PATCH v8 12/15] PCI: rzg3s-host: Add support for RZ/G3E PCIe controller John Madieu
2026-03-15 15:53 ` Manivannan Sadhasivam
2026-03-06 14:34 ` [PATCH v8 13/15] arm64: dts: renesas: r9a09g047: Add PCIe node John Madieu
2026-03-06 14:34 ` [PATCH v8 14/15] arm64: dts: renesas: r9a09g047e57-smarc-som: Add PCIe reference clock John Madieu
2026-03-06 14:34 ` [PATCH v8 15/15] arm64: dts: renesas: r9a09g047e57-smarc: Enable PCIe John Madieu
2026-03-11 4:38 ` [PATCH v8 15/15] arm64: dts: renesas: r9a09g047e57-smarc: phucduc.bui
2026-03-17 23:31 ` John Madieu
2026-03-18 6:02 ` Bui Duc Phuc
2026-03-11 16:12 ` [PATCH v8 15/15] arm64: dts: renesas: r9a09g047e57-smarc: Enable PCIe Geert Uytterhoeven
2026-03-16 9:23 ` John Madieu
2026-03-16 8:53 ` Biju Das
2026-03-11 12:42 ` [PATCH v8 00/15] PCI: renesas: Add RZ/G3E PCIe controller support Claudiu Beznea
2026-03-13 21:26 ` Lad, Prabhakar
2026-03-15 16:38 ` (subset) " Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d88c8bcc-2694-44cd-9197-a1ab805447ff@tuxon.dev \
--to=claudiu.beznea@tuxon.dev \
--cc=bhelgaas@google.com \
--cc=biju.das.jz@bp.renesas.com \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=john.madieu.xa@bp.renesas.com \
--cc=john.madieu@gmail.com \
--cc=krzk+dt@kernel.org \
--cc=kwilczynski@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=magnus.damm@gmail.com \
--cc=mani@kernel.org \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.