All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Songwei.Chai" <songwei.chai@oss.qualcomm.com>
To: sashiko-reviews@lists.linux.dev
Cc: devicetree@vger.kernel.org, robh@kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v16 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace
Date: Fri, 31 Jul 2026 10:48:12 +0800	[thread overview]
Message-ID: <e6906c57-d17f-475f-89d3-d2e8550735ff@oss.qualcomm.com> (raw)
In-Reply-To: <20260730081507.B1F911F000E9@smtp.kernel.org>


On 7/30/2026 4:15 PM, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
> - [Medium] The binding schema omits the `interrupts` property despite the hardware description explicitly stating it can generate interrupts.

Clarification:

The current driver/DTS does not actually use an interrupt line (it only 
uses CTI trigger outputs), so there is no need for the binding to define 
an |interrupts| property.

> - [Low] The schema claims `arm,primecell` compatibility but uses `additionalProperties: false` without referencing the standard Primecell schema, incorrectly blocking valid Primecell properties.
> --

Clarification:

 1. I checked the format of the |arm,coresight-*.yaml| files under
    |Documentation/devicetree/bindings/arm/| and found that they all
    claim |arm,primecell| compatibility, yet none of them reference
    |/schemas/arm/primecell.yaml|.
 2. In actual DTS files, properties defined by the PrimeCell schema,
    such as |arm,primecell-periphid|, do not normally appear. Therefore,
    referencing |/schemas/arm/primecell.yaml| is not mandatory.

>
> --- Patch [1]: [PATCH v16 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace ---
> commit 1cb0b1557ad8efca643aa36dee2d1b84f9c415b0
> Author: Songwei Chai <songwei.chai@oss.qualcomm.com>
>
> dt-bindings: arm: Add support for Qualcomm TGU trace
>
> This commit introduces the device tree binding schema for the Qualcomm
> Trigger Generation Unit (TGU). The TGU monitors signals to identify issues
> and can generate a trigger into the CTI or interrupts to processors.
>
>> diff --git a/Documentation/devicetree/bindings/arm/qcom,tgu.yaml b/Documentation/devicetree/bindings/arm/qcom,tgu.yaml
>> new file mode 100644
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/arm/qcom,tgu.yaml
> [ ... ]
>> +description: |
>> +  The Trigger Generation Unit (TGU) is a Data Engine which can be utilized
>> +  to sense a plurality of signals and create a trigger into the CTI or
>> +  generate interrupts to processors. The TGU is like the trigger circuit
> [ ... ]
>> +  preprogrammed state/sequence and then produce a trigger or interrupt.
> [ ... ]
>> +properties:
>> +  compatible:
>> +    items:
>> +      - const: qcom,tgu
>> +      - const: arm,primecell
> [Severity: Low]
> Since this device claims arm,primecell compatibility, shouldn't there be a
> schema reference to /schemas/arm/primecell.yaml# included to properly
> inherit standard PrimeCell properties?
>
>> +
>> +  reg:
>> +    maxItems: 1
>> +
>> +  clocks:
>> +    maxItems: 1
>> +
>> +  clock-names:
>> +    items:
>> +      - const: apb_pclk
> [Severity: Medium]
> The description above mentions the hardware can "produce a trigger or
> interrupt", but an interrupts property is missing from this list.
>
> Will device trees that legitimately specify the hardware's interrupt line
> fail schema validation when additionalProperties: false is enforced below?
>
>> +
>> +required:
>> +  - compatible
>> +  - reg
>> +  - clocks
>> +  - clock-names
>> +
>> +additionalProperties: false
> [Severity: Low]
> Because arm,primecell compatibility is claimed, should this use
> unevaluatedProperties: false instead?
>
> Using additionalProperties: false without inheriting the PrimeCell schema
> will block valid inherited properties like arm,primecell-periphid from
> being used in the device tree without validation errors.
>

  reply	other threads:[~2026-07-31  2:48 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-07-30  8:06 [PATCH v16 0/7] Provide support for Trigger Generation Unit Songwei Chai
2026-07-30  8:06 ` [PATCH v16 1/7] dt-bindings: arm: Add support for Qualcomm TGU trace Songwei Chai
2026-07-30  8:15   ` sashiko-bot
2026-07-31  2:48     ` Songwei.Chai [this message]
2026-07-30  8:06 ` [PATCH v16 2/7] qcom-tgu: Add TGU driver Songwei Chai
2026-07-30  8:07 ` [PATCH v16 3/7] qcom-tgu: Add signal priority support Songwei Chai
2026-07-30  8:17   ` sashiko-bot
2026-07-30 10:07     ` Songwei.Chai
2026-07-30  8:07 ` [PATCH v16 4/7] qcom-tgu: Add TGU decode support Songwei Chai
2026-07-30  8:07 ` [PATCH v16 5/7] qcom-tgu: Add support to configure next action Songwei Chai
2026-07-30  8:07 ` [PATCH v16 6/7] qcom-tgu: Add timer/counter functionality for TGU Songwei Chai
2026-07-30  8:18   ` sashiko-bot
2026-07-30  8:46     ` Songwei.Chai
2026-07-30  8:07 ` [PATCH v16 7/7] qcom-tgu: Add reset node to initialize Songwei Chai
2026-08-06  5:30 ` [PATCH v16 0/7] Provide support for Trigger Generation Unit Songwei.Chai

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=e6906c57-d17f-475f-89d3-d2e8550735ff@oss.qualcomm.com \
    --to=songwei.chai@oss.qualcomm.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.