From: Baolu Lu <baolu.lu@linux.intel.com>
To: Wei Wang <wei.w.wang@intel.com>,
dwmw2@infradead.org, kevin.tian@intel.com, yi.l.liu@intel.com,
jroedel@suse.de, linux-kernel@vger.kernel.org,
iommu@lists.linux.dev
Subject: Re: [PATCH v1 3/3] iommu/vt-d: Fix ATS support check for integrated endpoints
Date: Mon, 12 May 2025 10:43:24 +0800 [thread overview]
Message-ID: <e8608bf9-45d6-4627-9a1a-88be0ff55cd3@linux.intel.com> (raw)
In-Reply-To: <20250509140021.4029303-4-wei.w.wang@intel.com>
On 5/9/25 22:00, Wei Wang wrote:
> The VT-d spec states that "SATC reporting structure identifies devices
> that have address translation cache and that is validated per requirements
> described in the 'Device TLB in System-on-Chip (SoC) Integrated Devices'
This is a spec recommendation for hardware implementation of the trusted
ATS. I recommend supporting it alongside HPT support in the mainline
kernel.
This 1/3 and 2/3 look good to me. Thank you and I will queue them for
next.
> section. It is recommended that system software enable ATC for this
> device". It is possible for an integrated device to have PCI ATC
> capability implemented but not validated per the requirements, and thus
> not appear in the SATC structure as recommended for ATS enablement.
>
> The current implementation checks ATS support for integrated endpoints in
> two places. First, it verifies if the integrated endpoint device is listed
> in SATC. If not, it proceeds to the second check that always returns true
> for integrated devices. This could result in endpoint devices not
> recommended in SATC presenting "supported = true" to the caller.
>
> Add integrated_device_ats_supported() for the integrated device ATS check
> in a single location, which improves readability. The above issue is
> also fixed in the function via returning false in that case.
>
> Signed-off-by: Wei Wang<wei.w.wang@intel.com>
> ---
> drivers/iommu/intel/iommu.c | 42 +++++++++++++++++++++++++------------
> 1 file changed, 29 insertions(+), 13 deletions(-)
Thanks,
baolu
next prev parent reply other threads:[~2025-05-12 2:48 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-09 14:00 [PATCH v1 0/3] Improve ATS Support Check in IOMMU/VT-d Wei Wang
2025-05-09 14:00 ` [PATCH v1 1/3] iommu/vt-d: Eliminate pci_physfn() in dmar_find_matched_satc_unit() Wei Wang
2025-05-09 9:15 ` Yi Liu
2025-05-09 11:39 ` Wang, Wei W
2025-05-09 14:00 ` [PATCH v1 2/3] iommu/vt-d: Change dmar_ats_supported() to return boolean Wei Wang
2025-05-09 9:27 ` Yi Liu
2025-05-09 11:21 ` Wang, Wei W
2025-05-09 14:00 ` [PATCH v1 3/3] iommu/vt-d: Fix ATS support check for integrated endpoints Wei Wang
2025-05-09 9:32 ` Yi Liu
2025-05-09 11:12 ` Wang, Wei W
2025-05-12 2:43 ` Baolu Lu [this message]
2025-05-12 3:45 ` Wang, Wei W
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e8608bf9-45d6-4627-9a1a-88be0ff55cd3@linux.intel.com \
--to=baolu.lu@linux.intel.com \
--cc=dwmw2@infradead.org \
--cc=iommu@lists.linux.dev \
--cc=jroedel@suse.de \
--cc=kevin.tian@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=wei.w.wang@intel.com \
--cc=yi.l.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.