From: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
To: "Ville Syrjälä" <ville.syrjala@linux.intel.com>,
"Jouni Högander" <jouni.hogander@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: Re: [Intel-gfx] [PATCH] drm/i915/display: Use dma_fence interfaces instead of i915_sw_fence
Date: Wed, 18 Oct 2023 19:13:12 +0200 [thread overview]
Message-ID: <eb76fa53-a5b7-24ab-6902-1828e689deed@linux.intel.com> (raw)
In-Reply-To: <ZS_72os_326uj8ty@intel.com>
On 2023-10-18 17:38, Ville Syrjälä wrote:
> On Mon, Oct 16, 2023 at 11:08:03AM +0300, Jouni Högander wrote:
>> We are preparing for Xe driver. Xe driver doesn't have i915_sw_fence
>> implementation. Lets drop i915_sw_fence usage from display code and
>> use dma_fence interfaces directly.
>>
>> For this purpose stack dma fences from related objects into old and new
>> plane states using drm_gem_plane_helper_prepare_fb. Then wait for these
>> stacked fences during atomic commit.
>>
>> There is no be need for separate GPU reset handling in
>> intel_atomic_commit_fence_wait as the fences are signaled when GPU hang is
>> detected and GPU is being reset.
>>
>> Cc: Ville Syrjälä <ville.syrjala@linux.intel.com>
>> Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
>> Cc: José Roberto de Souza <jose.souza@intel.com>
>>
>> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
>> ---
>> drivers/gpu/drm/i915/display/intel_atomic.c | 3 -
>> .../gpu/drm/i915/display/intel_atomic_plane.c | 49 +++---------
>> drivers/gpu/drm/i915/display/intel_display.c | 78 ++++++-------------
>> .../drm/i915/display/intel_display_types.h | 2 -
>> 4 files changed, 37 insertions(+), 95 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_atomic.c b/drivers/gpu/drm/i915/display/intel_atomic.c
>> index 5d18145da279..ec0d5168b503 100644
>> --- a/drivers/gpu/drm/i915/display/intel_atomic.c
>> +++ b/drivers/gpu/drm/i915/display/intel_atomic.c
>> @@ -331,9 +331,6 @@ void intel_atomic_state_free(struct drm_atomic_state *_state)
>>
>> drm_atomic_state_default_release(&state->base);
>> kfree(state->global_objs);
>> -
>> - i915_sw_fence_fini(&state->commit_ready);
>> -
>> kfree(state);
>> }
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_atomic_plane.c b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> index b1074350616c..d4f9168ec42c 100644
>> --- a/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> +++ b/drivers/gpu/drm/i915/display/intel_atomic_plane.c
>> @@ -32,6 +32,7 @@
>> */
>>
>> #include <drm/drm_atomic_helper.h>
>> +#include <drm/drm_gem_atomic_helper.h>
>> #include <drm/drm_blend.h>
>> #include <drm/drm_fourcc.h>
>>
>> @@ -1035,7 +1036,7 @@ intel_prepare_plane_fb(struct drm_plane *_plane,
>> struct intel_atomic_state *state =
>> to_intel_atomic_state(new_plane_state->uapi.state);
>> struct drm_i915_private *dev_priv = to_i915(plane->base.dev);
>> - const struct intel_plane_state *old_plane_state =
>> + struct intel_plane_state *old_plane_state =
>> intel_atomic_get_old_plane_state(state, plane);
>> struct drm_i915_gem_object *obj = intel_fb_obj(new_plane_state->hw.fb);
>> struct drm_i915_gem_object *old_obj = intel_fb_obj(old_plane_state->hw.fb);
>> @@ -1057,56 +1058,30 @@ intel_prepare_plane_fb(struct drm_plane *_plane,
>> * This should only fail upon a hung GPU, in which case we
>> * can safely continue.
>> */
>> - if (new_crtc_state && intel_crtc_needs_modeset(new_crtc_state)) {
>> - ret = i915_sw_fence_await_reservation(&state->commit_ready,
>> - old_obj->base.resv,
>> - false, 0,
>> - GFP_KERNEL);
>> + if (new_crtc_state && intel_crtc_needs_modeset(new_crtc_state) &&
>> + !dma_resv_test_signaled(old_obj->base.resv,
>> + dma_resv_usage_rw(false))) {
>> + ret = drm_gem_plane_helper_prepare_fb(_plane, &old_plane_state->uapi);
>
> This I think is broken. The old plane state and its fence can still be
> in use by the previous commit, so we cannot mutate it here. Thus we
> really need to get the implicit fence from the old fb chained into the
> new plane state's fence.
Is it even needed though? If new_plane_state always calls prepare_fb.
Cheers,
~Maarten
next prev parent reply other threads:[~2023-10-18 17:13 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-10-16 8:08 [Intel-gfx] [PATCH] drm/i915/display: Use dma_fence interfaces instead of i915_sw_fence Jouni Högander
2023-10-16 9:26 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2023-10-16 11:23 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2023-10-18 13:01 ` [Intel-gfx] [PATCH] " Maarten Lankhorst
2023-10-18 15:19 ` Ville Syrjälä
2023-10-18 15:23 ` Maarten Lankhorst
2023-10-18 15:35 ` Ville Syrjälä
2023-10-18 15:38 ` Ville Syrjälä
2023-10-18 17:13 ` Maarten Lankhorst [this message]
2023-10-18 17:59 ` Ville Syrjälä
2023-10-20 9:44 ` Hogander, Jouni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=eb76fa53-a5b7-24ab-6902-1828e689deed@linux.intel.com \
--to=maarten.lankhorst@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jouni.hogander@intel.com \
--cc=ville.syrjala@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.