From: "Philippe Mathieu-Daudé" <philmd@oss.qualcomm.com>
To: Anton Johansson <anjo@rev.ng>, qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, daniel.barboza@oss.qualcomm.com,
pierrick.bouvier@oss.qualcomm.com, palmer@dabbelt.com,
alistair.francis@wdc.com, luoyonggang@gmail.com
Subject: Re: [PATCH v2 16/18] target/riscv: Compile machine.c once
Date: Wed, 7 Oct 2026 12:35:33 +0200 [thread overview]
Message-ID: <ebb9178a-c2eb-40a2-b217-db93e76bdc49@oss.qualcomm.com> (raw)
In-Reply-To: <20261007-rv-dedup-v2-16-8a2f0f296a7f@rev.ng>
On 7/10/26 10:43, Anton Johansson wrote:
> There's now also no change in migration stream between KVM/non-KVM
> configurations, KVM fields are filtered out via .is_needed().
>
> Reviewed-by: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>
> Signed-off-by: Anton Johansson <anjo@rev.ng>
> ---
> target/riscv/machine.c | 10 +---------
> target/riscv/meson.build | 2 +-
> 2 files changed, 2 insertions(+), 10 deletions(-)
Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
next prev parent reply other threads:[~2026-10-07 10:36 UTC|newest]
Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-07 8:43 [PATCH v2 00/18] single-binary: target/riscv, compile subset of compilation units once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 01/18] target/riscv: Make internals.h target agnostic Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 02/18] target/riscv: meson, add user and common system source sets Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:38 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 03/18] target/riscv: Move pmu CSR read to csr.h Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 04/18] target/riscv: Make debug.c target agnostic Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 05/18] target/riscv: Widen CSR ops to 64-bit and compile once for system-mode Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 06/18] target/riscv: Runtime CPU registration Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 07/18] target/riscv: Runtime register MAX and BARE CPUs Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:19 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 08/18] target/riscv: cpu.c unconditionally check larger MXL Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:20 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 09/18] target/riscv: Stub KVM functions for machines.c/cpu.c Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:20 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 10/18] target/riscv: Compile cpu.c once for system-mode Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:20 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 11/18] target/riscv: Compile cpu_helper.c " Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 12/18] target/riscv: Compile tcg-cpu.c " Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 13/18] target/riscv: Compile riscv-qmp-cmds.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:38 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 14/18] target/riscv: Compile pmp.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:25 ` Philippe Mathieu-Daudé
2026-10-07 11:51 ` Yonggang Luo
2026-10-07 13:26 ` Philippe Mathieu-Daudé
2026-10-07 13:39 ` Yonggang Luo
2026-10-07 13:54 ` Philippe Mathieu-Daudé
2026-10-07 14:34 ` Yonggang Luo
2026-10-07 14:47 ` Anton Johansson via qemu development
2026-10-07 14:47 ` Anton Johansson via
2026-10-07 8:43 ` [PATCH v2 15/18] target/riscv: Compile arch_dump.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:34 ` Philippe Mathieu-Daudé
2026-10-07 17:30 ` Philippe Mathieu-Daudé
2026-10-07 17:36 ` Yonggang Luo
2026-10-07 8:43 ` [PATCH v2 16/18] target/riscv: Compile machine.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:35 ` Philippe Mathieu-Daudé [this message]
2026-10-07 8:43 ` [PATCH v2 17/18] target/riscv: Compile time_helper.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:35 ` Philippe Mathieu-Daudé
2026-10-07 8:43 ` [PATCH v2 18/18] target/riscv: Compile monitor.c once Anton Johansson via qemu development
2026-10-07 8:43 ` Anton Johansson via
2026-10-07 10:37 ` Philippe Mathieu-Daudé
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ebb9178a-c2eb-40a2-b217-db93e76bdc49@oss.qualcomm.com \
--to=philmd@oss.qualcomm.com \
--cc=alistair.francis@wdc.com \
--cc=anjo@rev.ng \
--cc=daniel.barboza@oss.qualcomm.com \
--cc=luoyonggang@gmail.com \
--cc=palmer@dabbelt.com \
--cc=pierrick.bouvier@oss.qualcomm.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.