From: "Mi, Dapeng" <dapeng1.mi@linux.intel.com>
To: Zide Chen <zide.chen@intel.com>,
Peter Zijlstra <peterz@infradead.org>,
Ingo Molnar <mingo@redhat.com>,
Arnaldo Carvalho de Melo <acme@kernel.org>,
Namhyung Kim <namhyung@kernel.org>,
Ian Rogers <irogers@google.com>,
Adrian Hunter <adrian.hunter@intel.com>,
Alexander Shishkin <alexander.shishkin@linux.intel.com>,
Andi Kleen <ak@linux.intel.com>,
Eranian Stephane <eranian@google.com>
Cc: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org,
Xudong Hao <xudong.hao@intel.com>,
Falcon Thomas <thomas.falcon@intel.com>
Subject: Re: [PATCH V2 09/13] perf/x86/intel/uncore: Support uncore constraint ranges
Date: Sun, 4 Jan 2026 10:36:53 +0800 [thread overview]
Message-ID: <ec3ac8c3-d400-4357-95e0-db70411413b2@linux.intel.com> (raw)
In-Reply-To: <20251231224233.113839-10-zide.chen@intel.com>
On 1/1/2026 6:42 AM, Zide Chen wrote:
> Add UNCORE_EVENT_CONSTRAINT_RANGE macro for uncore constraints,
> similar to INTEL_EVENT_CONSTRAINT_RANGE, to reduce duplication when
> defining consecutive uncore event constraints.
>
> No functional change intended.
>
> Suggested-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
> Signed-off-by: Zide Chen <zide.chen@intel.com>
> ---
> V2: new patch
>
> arch/x86/events/intel/uncore.c | 2 +-
> arch/x86/events/intel/uncore.h | 2 +
> arch/x86/events/intel/uncore_snbep.c | 183 ++++++---------------------
> 3 files changed, 44 insertions(+), 143 deletions(-)
>
> diff --git a/arch/x86/events/intel/uncore.c b/arch/x86/events/intel/uncore.c
> index 080b6870a88d..54b3c1e3af32 100644
> --- a/arch/x86/events/intel/uncore.c
> +++ b/arch/x86/events/intel/uncore.c
> @@ -436,7 +436,7 @@ uncore_get_event_constraint(struct intel_uncore_box *box, struct perf_event *eve
>
> if (type->constraints) {
> for_each_event_constraint(c, type->constraints) {
> - if ((event->hw.config & c->cmask) == c->code)
> + if (constraint_match(c, event->hw.config))
> return c;
> }
> }
> diff --git a/arch/x86/events/intel/uncore.h b/arch/x86/events/intel/uncore.h
> index 55e3aebf4b5e..564cb26c4468 100644
> --- a/arch/x86/events/intel/uncore.h
> +++ b/arch/x86/events/intel/uncore.h
> @@ -33,6 +33,8 @@
> #define UNCORE_EXTRA_PCI_DEV_MAX 4
>
> #define UNCORE_EVENT_CONSTRAINT(c, n) EVENT_CONSTRAINT(c, n, 0xff)
> +#define UNCORE_EVENT_CONSTRAINT_RANGE(c, e, n) \
> + EVENT_CONSTRAINT_RANGE(c, e, n, 0xff)
>
> #define UNCORE_IGNORE_END -1
>
> diff --git a/arch/x86/events/intel/uncore_snbep.c b/arch/x86/events/intel/uncore_snbep.c
> index 28bcccf5cdfe..fac2be780276 100644
> --- a/arch/x86/events/intel/uncore_snbep.c
> +++ b/arch/x86/events/intel/uncore_snbep.c
> @@ -836,76 +836,37 @@ static struct intel_uncore_ops snbep_uncore_pci_ops = {
> static struct event_constraint snbep_uncore_cbox_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x01, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x02, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x04, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x05, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x04, 0x5, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x07, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x09, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x11, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x12, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x13, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x1b, 0xc),
> - UNCORE_EVENT_CONSTRAINT(0x1c, 0xc),
> - UNCORE_EVENT_CONSTRAINT(0x1d, 0xc),
> - UNCORE_EVENT_CONSTRAINT(0x1e, 0xc),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x12, 0x13, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x1b, 0x1e, 0xc),
> UNCORE_EVENT_CONSTRAINT(0x1f, 0xe),
> UNCORE_EVENT_CONSTRAINT(0x21, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x23, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x31, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x32, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x35, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x31, 0x35, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x36, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x37, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x38, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x39, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x37, 0x39, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x3b, 0x1),
> EVENT_CONSTRAINT_END
> };
>
> static struct event_constraint snbep_uncore_r2pcie_constraints[] = {
> - UNCORE_EVENT_CONSTRAINT(0x10, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x11, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x10, 0x11, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x12, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x23, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x24, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x25, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x32, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x24, 0x26, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x32, 0x34, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> static struct event_constraint snbep_uncore_r3qpi_constraints[] = {
> - UNCORE_EVENT_CONSTRAINT(0x10, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x11, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x12, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x10, 0x12, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x13, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x20, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x21, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x22, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x23, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x24, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x25, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x28, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x29, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2a, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2b, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2c, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2e, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2f, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x30, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x31, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x32, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x36, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x37, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x38, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x39, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x20, 0x26, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x28, 0x34, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x36, 0x39, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> @@ -3034,24 +2995,15 @@ static struct intel_uncore_type hswep_uncore_qpi = {
> };
>
> static struct event_constraint hswep_uncore_r2pcie_constraints[] = {
> - UNCORE_EVENT_CONSTRAINT(0x10, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x11, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x10, 0x11, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x13, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x23, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x24, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x25, 0x1),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x23, 0x25, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x27, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x28, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x29, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x28, 0x29, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x2a, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x2b, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2c, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x32, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x35, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x2b, 0x2d, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x32, 0x35, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> @@ -3066,38 +3018,17 @@ static struct intel_uncore_type hswep_uncore_r2pcie = {
>
> static struct event_constraint hswep_uncore_r3qpi_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x01, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x07, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x08, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x09, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x0a, 0x7),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x7, 0x0a, 0x7),
> UNCORE_EVENT_CONSTRAINT(0x0e, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x10, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x11, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x12, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x10, 0x12, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x13, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x14, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x15, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x1f, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x20, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x21, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x22, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x23, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x25, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x28, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x29, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2c, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2e, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2f, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x31, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x32, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x36, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x37, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x38, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x39, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x14, 0x15, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x1f, 0x23, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x25, 0x26, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x28, 0x29, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x2c, 0x2f, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x31, 0x34, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x36, 0x39, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> @@ -3371,8 +3302,7 @@ static struct event_constraint bdx_uncore_r2pcie_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x25, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x28, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2c, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x2c, 0x2d, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> @@ -3387,35 +3317,18 @@ static struct intel_uncore_type bdx_uncore_r2pcie = {
>
> static struct event_constraint bdx_uncore_r3qpi_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x01, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x07, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x08, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x09, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x0a, 0x7),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x07, 0x0a, 0x7),
> UNCORE_EVENT_CONSTRAINT(0x0e, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x10, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x11, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x10, 0x11, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x13, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x14, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x15, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x1f, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x20, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x21, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x22, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x23, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x14, 0x15, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x1f, 0x23, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x25, 0x3),
> UNCORE_EVENT_CONSTRAINT(0x26, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x28, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x29, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2c, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2d, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2e, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x2f, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x33, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x34, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x36, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x37, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x38, 0x3),
> - UNCORE_EVENT_CONSTRAINT(0x39, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x28, 0x29, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x2c, 0x2f, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x33, 0x34, 0x3),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x36, 0x39, 0x3),
> EVENT_CONSTRAINT_END
> };
>
> @@ -3722,8 +3635,7 @@ static struct event_constraint skx_uncore_iio_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x95, 0xc),
> UNCORE_EVENT_CONSTRAINT(0xc0, 0xc),
> UNCORE_EVENT_CONSTRAINT(0xc5, 0xc),
> - UNCORE_EVENT_CONSTRAINT(0xd4, 0xc),
> - UNCORE_EVENT_CONSTRAINT(0xd5, 0xc),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0xd4, 0xd5, 0xc),
> EVENT_CONSTRAINT_END
> };
>
> @@ -4479,14 +4391,9 @@ static struct intel_uncore_type skx_uncore_m2pcie = {
> };
>
> static struct event_constraint skx_uncore_m3upi_constraints[] = {
> - UNCORE_EVENT_CONSTRAINT(0x1d, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x1e, 0x1),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x1d, 0x1e, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x40, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x4e, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x4f, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x50, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x51, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x52, 0x7),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x4e, 0x52, 0x7),
> EVENT_CONSTRAINT_END
> };
>
> @@ -5652,14 +5559,9 @@ static struct intel_uncore_type icx_uncore_upi = {
> };
>
> static struct event_constraint icx_uncore_m3upi_constraints[] = {
> - UNCORE_EVENT_CONSTRAINT(0x1c, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x1d, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x1e, 0x1),
> - UNCORE_EVENT_CONSTRAINT(0x1f, 0x1),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x1c, 0x1f, 0x1),
> UNCORE_EVENT_CONSTRAINT(0x40, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x4e, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x4f, 0x7),
> - UNCORE_EVENT_CONSTRAINT(0x50, 0x7),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x4e, 0x50, 0x7),
> EVENT_CONSTRAINT_END
> };
>
> @@ -6142,10 +6044,7 @@ static struct intel_uncore_ops spr_uncore_mmio_offs8_ops = {
> static struct event_constraint spr_uncore_cxlcm_constraints[] = {
> UNCORE_EVENT_CONSTRAINT(0x02, 0x0f),
> UNCORE_EVENT_CONSTRAINT(0x05, 0x0f),
> - UNCORE_EVENT_CONSTRAINT(0x40, 0xf0),
> - UNCORE_EVENT_CONSTRAINT(0x41, 0xf0),
> - UNCORE_EVENT_CONSTRAINT(0x42, 0xf0),
> - UNCORE_EVENT_CONSTRAINT(0x43, 0xf0),
> + UNCORE_EVENT_CONSTRAINT_RANGE(0x40, 0x43, 0xf0),
> UNCORE_EVENT_CONSTRAINT(0x4b, 0xf0),
> UNCORE_EVENT_CONSTRAINT(0x52, 0xf0),
> EVENT_CONSTRAINT_END
Reviewed-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
next prev parent reply other threads:[~2026-01-04 2:36 UTC|newest]
Thread overview: 51+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-12-31 22:42 [PATCH V2 00/13] Add DMR/NVL and missing PTL uncore support Zide Chen
2025-12-31 22:42 ` [PATCH V2 01/13] perf/x86/intel/uncore: Move uncore discovery init struct to header Zide Chen
2026-01-04 1:47 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 02/13] perf/x86/intel/uncore: Support per-platform discovery base devices Zide Chen
2026-01-04 2:00 ` Mi, Dapeng
2026-01-06 11:01 ` Peter Zijlstra
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 03/13] perf/x86/intel/uncore: Remove has_generic_discovery_table() Zide Chen
2026-01-04 2:03 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 04/13] perf/x86/intel/uncore: Add IMH PMON support for Diamond Rapids Zide Chen
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 05/13] perf/x86/intel/uncore: Add CBB " Zide Chen
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 06/13] perf/x86/intel/uncore: Add domain global init callback Zide Chen
2026-01-04 2:26 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 07/13] perf/x86/intel/uncore: Add freerunning event descriptor helper macro Zide Chen
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 08/13] perf/x86/intel/uncore: Support IIO free-running counters on DMR Zide Chen
2026-01-04 2:31 ` Mi, Dapeng
2026-02-06 0:26 ` Chun-Tse Shao
2026-02-06 5:51 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 09/13] perf/x86/intel/uncore: Support uncore constraint ranges Zide Chen
2026-01-04 2:36 ` Mi, Dapeng [this message]
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 10/13] perf/x86/intel/uncore: Update DMR uncore constraints preliminarily Zide Chen
2026-01-04 2:41 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 11/13] perf pmu: Relax uncore wildcard matching to allow numeric suffix Zide Chen
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-01-21 7:18 ` [PATCH V2 11/13] " Ian Rogers
2026-01-21 8:02 ` Mi, Dapeng
2026-01-21 14:33 ` Ian Rogers
2026-01-21 18:19 ` Ian Rogers
2026-01-21 19:03 ` Chen, Zide
2026-01-22 2:09 ` Mi, Dapeng
2026-01-22 7:10 ` Ian Rogers
2026-02-03 23:33 ` Ian Rogers
2026-02-04 21:34 ` Namhyung Kim
2025-12-31 22:42 ` [PATCH V2 12/13] perf/x86/intel/uncore: Add missing PMON units for Panther Lake Zide Chen
2026-01-04 2:48 ` Mi, Dapeng
2026-01-04 2:49 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2025-12-31 22:42 ` [PATCH V2 13/13] perf/x86/intel/uncore: Add Nova Lake support Zide Chen
2026-01-04 2:51 ` Mi, Dapeng
2026-01-12 8:03 ` [tip: perf/core] " tip-bot2 for Zide Chen
2026-01-06 15:08 ` [PATCH V2 00/13] Add DMR/NVL and missing PTL uncore support Peter Zijlstra
2026-01-06 21:19 ` Chen, Zide
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ec3ac8c3-d400-4357-95e0-db70411413b2@linux.intel.com \
--to=dapeng1.mi@linux.intel.com \
--cc=acme@kernel.org \
--cc=adrian.hunter@intel.com \
--cc=ak@linux.intel.com \
--cc=alexander.shishkin@linux.intel.com \
--cc=eranian@google.com \
--cc=irogers@google.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=mingo@redhat.com \
--cc=namhyung@kernel.org \
--cc=peterz@infradead.org \
--cc=thomas.falcon@intel.com \
--cc=xudong.hao@intel.com \
--cc=zide.chen@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.