From: Dave Jiang <dave.jiang@intel.com>
To: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
Cc: linux-cxl@vger.kernel.org, linux-acpi@vger.kernel.org,
rafael@kernel.org, bp@alien8.de, dan.j.williams@intel.com,
tony.luck@intel.com, dave@stgolabs.net,
alison.schofield@intel.com, ira.weiny@intel.com
Subject: Re: [RFC PATCH 2/6] acpi: numa: Add support to enumerate and store extended linear address mode
Date: Tue, 29 Oct 2024 14:01:32 -0700 [thread overview]
Message-ID: <effa2250-4385-464f-b377-b2143b754cf4@intel.com> (raw)
In-Reply-To: <20241017170055.00003547@Huawei.com>
On 10/17/24 9:00 AM, Jonathan Cameron wrote:
> On Fri, 27 Sep 2024 07:16:54 -0700
> Dave Jiang <dave.jiang@intel.com> wrote:
>
>> Store the address mode as part of the cache attriutes. Export the mode
>> attribute to sysfs as all other cache attributes.
>>
>> Link: https://lore.kernel.org/linux-cxl/668333b17e4b2_5639294fd@dwillia2-xfh.jf.intel.com.notmuch/
>> Signed-off-by: Dave Jiang <dave.jiang@intel.com>
> Minor things inline. Basically looks fine.
>
> Jonathan
>
>> ---
>> Documentation/ABI/stable/sysfs-devices-node | 7 +++++++
>> drivers/acpi/numa/hmat.c | 3 +++
>> drivers/base/node.c | 2 ++
>> include/linux/node.h | 7 +++++++
>> 4 files changed, 19 insertions(+)
>>
>> diff --git a/Documentation/ABI/stable/sysfs-devices-node b/Documentation/ABI/stable/sysfs-devices-node
>> index 402af4b2b905..9016cc4f027c 100644
>> --- a/Documentation/ABI/stable/sysfs-devices-node
>> +++ b/Documentation/ABI/stable/sysfs-devices-node
>> @@ -177,6 +177,13 @@ Description:
>> The cache write policy: 0 for write-back, 1 for write-through,
>> other or unknown.
>>
>> +What: /sys/devices/system/node/nodeX/memory_side_cache/indexY/mode
>> +Date: September 2024
>> +Contact: Dave Jiang <dave.jiang@intel.com>
>> +Description:
>> + The address mode: 0 for reserved, 1 for extended-lniear,
>
> linear
>
> also, is 0 reserved or unknown? I'm confused.
It's labeled Reserved and indicates unknown in the document.
0 - Reserved (Unknown Address Mode)
I'll just remove "others unknown" line and have 0 as reserved and as well have the define as RESERVED below.
DJ
>
>
>> + other unknown.
>> +
>> What: /sys/devices/system/node/nodeX/x86/sgx_total_bytes
>> Date: November 2021
>> Contact: Jarkko Sakkinen <jarkko@kernel.org>
>> diff --git a/drivers/acpi/numa/hmat.c b/drivers/acpi/numa/hmat.c
>> index 1a902a02390f..39524f36be5b 100644
>> --- a/drivers/acpi/numa/hmat.c
>> +++ b/drivers/acpi/numa/hmat.c
>> @@ -506,6 +506,9 @@ static __init int hmat_parse_cache(union acpi_subtable_headers *header,
>> switch ((attrs & ACPI_HMAT_CACHE_ASSOCIATIVITY) >> 8) {
>> case ACPI_HMAT_CA_DIRECT_MAPPED:
>> tcache->cache_attrs.indexing = NODE_CACHE_DIRECT_MAP;
>> + /* Extended Linear mode is only valid if cache is direct mapped */
>> + if (cache->address_mode == ACPI_HMAT_CACHE_MODE_EXTENDED_LINEAR)
>> + tcache->cache_attrs.mode = NODE_CACHE_MODE_EXTENDED_LINEAR;
>> break;
>> case ACPI_HMAT_CA_COMPLEX_CACHE_INDEXING:
>> tcache->cache_attrs.indexing = NODE_CACHE_INDEXED;
>> diff --git a/drivers/base/node.c b/drivers/base/node.c
>> index eb72580288e6..744be5470728 100644
>> --- a/drivers/base/node.c
>> +++ b/drivers/base/node.c
>> @@ -244,12 +244,14 @@ CACHE_ATTR(size, "%llu")
>> CACHE_ATTR(line_size, "%u")
>> CACHE_ATTR(indexing, "%u")
>> CACHE_ATTR(write_policy, "%u")
>> +CACHE_ATTR(mode, "%u")
>>
>> static struct attribute *cache_attrs[] = {
>> &dev_attr_indexing.attr,
>> &dev_attr_size.attr,
>> &dev_attr_line_size.attr,
>> &dev_attr_write_policy.attr,
>> + &dev_attr_mode.attr,
>> NULL,
>> };
>> ATTRIBUTE_GROUPS(cache);
>> diff --git a/include/linux/node.h b/include/linux/node.h
>> index 9a881c2208b3..589951c5e36f 100644
>> --- a/include/linux/node.h
>> +++ b/include/linux/node.h
>> @@ -57,6 +57,11 @@ enum cache_write_policy {
>> NODE_CACHE_WRITE_OTHER,
>> };
>>
>> +enum cache_mode {
>> + NODE_CACHE_MODE_UNKOWN,
> UNKNOWN
>
>> + NODE_CACHE_MODE_EXTENDED_LINEAR,
>> +};
>> +
>> /**
>> * struct node_cache_attrs - system memory caching attributes
>> *
>> @@ -65,6 +70,7 @@ enum cache_write_policy {
>> * @size: Total size of cache in bytes
>> * @line_size: Number of bytes fetched on a cache miss
>> * @level: The cache hierarchy level
>> + * @mode: The address mode
>> */
>> struct node_cache_attrs {
>> enum cache_indexing indexing;
>> @@ -72,6 +78,7 @@ struct node_cache_attrs {
>> u64 size;
>> u16 line_size;
>> u8 level;
>> + u16 mode;
>> };
>>
>> #ifdef CONFIG_HMEM_REPORTING
>
next prev parent reply other threads:[~2024-10-29 21:01 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-09-27 14:16 [RFC PATCH 0/6] acpi/hmat / cxl: Add exclusive caching enumeration and RAS support Dave Jiang
2024-09-27 14:16 ` [RFC PATCH 1/6] ACPICA: actbl1.h: Add extended linear address mode to MSCIS Dave Jiang
2024-10-02 17:57 ` Rafael J. Wysocki
2024-09-27 14:16 ` [RFC PATCH 2/6] acpi: numa: Add support to enumerate and store extended linear address mode Dave Jiang
2024-10-17 16:00 ` Jonathan Cameron
2024-10-29 21:01 ` Dave Jiang [this message]
2024-09-27 14:16 ` [RFC PATCH 3/6] acpi/hmat / cxl: Add extended linear cache support for CXL Dave Jiang
2024-09-28 1:08 ` kernel test robot
2024-10-17 16:20 ` Jonathan Cameron
2024-10-29 22:04 ` Dave Jiang
2024-09-27 14:16 ` [RFC PATCH 4/6] acpi/hmat: Add helper functions to provide extended linear cache translation Dave Jiang
2024-10-17 16:33 ` Jonathan Cameron
2024-10-17 16:46 ` Luck, Tony
2024-10-17 16:59 ` Jonathan Cameron
2024-10-29 22:51 ` Dave Jiang
2024-10-30 22:53 ` Dave Jiang
2024-11-01 11:56 ` Jonathan Cameron
2024-09-27 14:16 ` [RFC PATCH 5/6] cxl: Add extended linear cache address alias emission for cxl events Dave Jiang
2024-10-17 16:38 ` Jonathan Cameron
2024-10-30 23:29 ` Dave Jiang
2024-09-27 14:16 ` [RFC PATCH 6/6] cxl: Add mce notifier to emit aliased address for extended linear cache Dave Jiang
2024-09-28 1:08 ` kernel test robot
2024-09-28 1:18 ` kernel test robot
2024-10-17 16:40 ` Jonathan Cameron
2024-10-30 23:37 ` Dave Jiang
2024-10-31 21:12 ` Dave Jiang
2024-10-17 16:46 ` [RFC PATCH 0/6] acpi/hmat / cxl: Add exclusive caching enumeration and RAS support Jonathan Cameron
2024-10-29 22:55 ` Dave Jiang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=effa2250-4385-464f-b377-b2143b754cf4@intel.com \
--to=dave.jiang@intel.com \
--cc=Jonathan.Cameron@Huawei.com \
--cc=alison.schofield@intel.com \
--cc=bp@alien8.de \
--cc=dan.j.williams@intel.com \
--cc=dave@stgolabs.net \
--cc=ira.weiny@intel.com \
--cc=linux-acpi@vger.kernel.org \
--cc=linux-cxl@vger.kernel.org \
--cc=rafael@kernel.org \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.