From mboxrd@z Thu Jan 1 00:00:00 1970 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: base64 Subject: [01/14] phy: phy-pxa-usb: add a new driver From: Kishon Vijay Abraham I Message-Id: Date: Tue, 25 Sep 2018 10:53:49 +0530 To: Lubomir Rintel , linux-kernel@vger.kernel.org Cc: linux-usb@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Rob Herring , Mark Rutland , Greg Kroah-Hartman , Eric Miao , Haojian Zhuang , Alan Stern List-ID: T24gVGh1cnNkYXkgMjMgQXVndXN0IDIwMTggMDI6MTIgQU0sIEx1Ym9taXIgUmludGVsIHdyb3Rl Ogo+IFR1cm5lZCBmcm9tIGFyY2gvYXJtL21hY2gtbW1wL2RldmljZXMuYyBpbnRvIGEgcHJvcGVy IFBIWSBkcml2ZXIsIHNvCj4gdGhhdCBpbiBjYW4gYmUgaW5zdGFudGlhdGVkIGZyb20gYSBEVC4K PiAKPiBTaWduZWQtb2ZmLWJ5OiBMdWJvbWlyIFJpbnRlbCA8bGt1bmRyYWtAdjMuc2s+CgpBY2tl ZC1ieTogS2lzaG9uIFZpamF5IEFicmFoYW0gSSA8a2lzaG9uQHRpLmNvbT4KCklmIHRoaXMgaGFz IHRvIGJlIG1lcmdlZCB2aWEgbGludXgtcGh5IHRyZWUsIHBsZWFzZSBsZXQgbWUga25vdy4KClRo YW5rcwpLaXNob24KCj4gLS0tCj4gIGRyaXZlcnMvcGh5L21hcnZlbGwvS2NvbmZpZyAgICAgICB8 ICAxMSArCj4gIGRyaXZlcnMvcGh5L21hcnZlbGwvTWFrZWZpbGUgICAgICB8ICAgMSArCj4gIGRy aXZlcnMvcGh5L21hcnZlbGwvcGh5LXB4YS11c2IuYyB8IDM0NSArKysrKysrKysrKysrKysrKysr KysrKysrKysrKysKPiAgMyBmaWxlcyBjaGFuZ2VkLCAzNTcgaW5zZXJ0aW9ucygrKQo+ICBjcmVh dGUgbW9kZSAxMDA2NDQgZHJpdmVycy9waHkvbWFydmVsbC9waHktcHhhLXVzYi5jCj4gCj4gZGlm ZiAtLWdpdCBhL2RyaXZlcnMvcGh5L21hcnZlbGwvS2NvbmZpZyBiL2RyaXZlcnMvcGh5L21hcnZl bGwvS2NvbmZpZwo+IGluZGV4IDY4ZTMyMTIyNTQwMC4uNmZiNGI1NmU0YzE0IDEwMDY0NAo+IC0t LSBhL2RyaXZlcnMvcGh5L21hcnZlbGwvS2NvbmZpZwo+ICsrKyBiL2RyaXZlcnMvcGh5L21hcnZl bGwvS2NvbmZpZwo+IEBAIC01OSwzICs1OSwxNCBAQCBjb25maWcgUEhZX1BYQV8yOE5NX1VTQjIK PiAgCSAgVGhlIFBIWSBkcml2ZXIgd2lsbCBiZSB1c2VkIGJ5IE1hcnZlbGwgdWRjL2VoY2kvb3Rn IGRyaXZlci4KPiAgCj4gIAkgIFRvIGNvbXBpbGUgdGhpcyBkcml2ZXIgYXMgYSBtb2R1bGUsIGNo b29zZSBNIGhlcmUuCj4gKwo+ICtjb25maWcgUEhZX1BYQV9VU0IKPiArCXRyaXN0YXRlICJNYXJ2 ZWxsIFBYQSBVU0IgUEhZIERyaXZlciIKPiArCWRlcGVuZHMgb24gQVJDSF9QWEEgfHwgQVJDSF9N TVAKPiArCXNlbGVjdCBHRU5FUklDX1BIWQo+ICsJaGVscAo+ICsJICBFbmFibGUgdGhpcyB0byBz dXBwb3J0IE1hcnZlbGwgUFhBIFVTQiBQSFkgZHJpdmVyIGZvciBNYXJ2ZWxsCj4gKwkgIFNvQy4g VGhpcyBkcml2ZXIgd2lsbCBkbyB0aGUgUEhZIGluaXRpYWxpemF0aW9uIGFuZCBzaHV0ZG93bi4K PiArCSAgVGhlIFBIWSBkcml2ZXIgd2lsbCBiZSB1c2VkIGJ5IE1hcnZlbGwgdWRjL2VoY2kvb3Rn IGRyaXZlci4KPiArCj4gKwkgIFRvIGNvbXBpbGUgdGhpcyBkcml2ZXIgYXMgYSBtb2R1bGUsIGNo b29zZSBNIGhlcmUuCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvcGh5L21hcnZlbGwvTWFrZWZpbGUg Yi9kcml2ZXJzL3BoeS9tYXJ2ZWxsL01ha2VmaWxlCj4gaW5kZXggNWMzZWM1ZDEwZTBkLi4zOTc1 YjE0NGY4ZWMgMTAwNjQ0Cj4gLS0tIGEvZHJpdmVycy9waHkvbWFydmVsbC9NYWtlZmlsZQo+ICsr KyBiL2RyaXZlcnMvcGh5L21hcnZlbGwvTWFrZWZpbGUKPiBAQCAtNiwzICs2LDQgQEAgb2JqLSQo Q09ORklHX1BIWV9NVkVCVV9DUDExMF9DT01QSFkpCSs9IHBoeS1tdmVidS1jcDExMC1jb21waHku bwo+ICBvYmotJChDT05GSUdfUEhZX01WRUJVX1NBVEEpCQkrPSBwaHktbXZlYnUtc2F0YS5vCj4g IG9iai0kKENPTkZJR19QSFlfUFhBXzI4Tk1fSFNJQykJCSs9IHBoeS1weGEtMjhubS1oc2ljLm8K PiAgb2JqLSQoQ09ORklHX1BIWV9QWEFfMjhOTV9VU0IyKQkJKz0gcGh5LXB4YS0yOG5tLXVzYjIu bwo+ICtvYmotJChDT05GSUdfUEhZX1BYQV9VU0IpCQkrPSBwaHktcHhhLXVzYi5vCj4gZGlmZiAt LWdpdCBhL2RyaXZlcnMvcGh5L21hcnZlbGwvcGh5LXB4YS11c2IuYyBiL2RyaXZlcnMvcGh5L21h cnZlbGwvcGh5LXB4YS11c2IuYwo+IG5ldyBmaWxlIG1vZGUgMTAwNjQ0Cj4gaW5kZXggMDAwMDAw MDAwMDAwLi44N2ZmNzU1MGI5MTIKPiAtLS0gL2Rldi9udWxsCj4gKysrIGIvZHJpdmVycy9waHkv bWFydmVsbC9waHktcHhhLXVzYi5jCj4gQEAgLTAsMCArMSwzNDUgQEAKPiArLy8gU1BEWC1MaWNl bnNlLUlkZW50aWZpZXI6IEdQTC0yLjAKPiArLyoKPiArICogQ29weXJpZ2h0IChDKSAyMDExIE1h cnZlbGwgSW50ZXJuYXRpb25hbCBMdGQuIEFsbCByaWdodHMgcmVzZXJ2ZWQuCj4gKyAqIENvcHly aWdodCAoQykgMjAxOCBMdWJvbWlyIFJpbnRlbCA8bGt1bmRyYWtAdjMuc2s+Cj4gKyAqLwo+ICsK PiArI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3BoeS9waHkuaD4KPiArI2luY2x1ZGUgPGxpbnV4L2Ns ay5oPgo+ICsjaW5jbHVkZSA8bGludXgvZGVsYXkuaD4KPiArI2luY2x1ZGUgPGxpbnV4L2lvLmg+ Cj4gKyNpbmNsdWRlIDxsaW51eC9tb2R1bGUuaD4KPiArI2luY2x1ZGUgPGxpbnV4L29mX2FkZHJl c3MuaD4KPiArI2luY2x1ZGUgPGxpbnV4L3BoeS9waHkuaD4KPiArI2luY2x1ZGUgPGxpbnV4L3Bs YXRmb3JtX2RldmljZS5oPgo+ICsKPiArLyogcGh5IHJlZ3MgKi8KPiArI2RlZmluZSBVVE1JX1JF VklTSU9OCQkweDAKPiArI2RlZmluZSBVVE1JX0NUUkwJCTB4NAo+ICsjZGVmaW5lIFVUTUlfUExM CQkweDgKPiArI2RlZmluZSBVVE1JX1RYCQkJMHhjCj4gKyNkZWZpbmUgVVRNSV9SWAkJCTB4MTAK PiArI2RlZmluZSBVVE1JX0lWUkVGCQkweDE0Cj4gKyNkZWZpbmUgVVRNSV9UMAkJCTB4MTgKPiAr I2RlZmluZSBVVE1JX1QxCQkJMHgxYwo+ICsjZGVmaW5lIFVUTUlfVDIJCQkweDIwCj4gKyNkZWZp bmUgVVRNSV9UMwkJCTB4MjQKPiArI2RlZmluZSBVVE1JX1Q0CQkJMHgyOAo+ICsjZGVmaW5lIFVU TUlfVDUJCQkweDJjCj4gKyNkZWZpbmUgVVRNSV9SRVNFUlZFCQkweDMwCj4gKyNkZWZpbmUgVVRN SV9VU0JfSU5UCQkweDM0Cj4gKyNkZWZpbmUgVVRNSV9EQkdfQ1RMCQkweDM4Cj4gKyNkZWZpbmUg VVRNSV9PVEdfQURET04JCTB4M2MKPiArCj4gKy8qIEZvciBVVE1JQ1RSTCBSZWdpc3RlciAqLwo+ ICsjZGVmaW5lIFVUTUlfQ1RSTF9VU0JfQ0xLX0VOICAgICAgICAgICAgICAgICAgICAoMSA8PCAz MSkKPiArLyogcHhhMTY4ICovCj4gKyNkZWZpbmUgVVRNSV9DVFJMX1NVU1BFTkRfU0VUMSAgICAg ICAgICAgICAgICAgICgxIDw8IDMwKQo+ICsjZGVmaW5lIFVUTUlfQ1RSTF9TVVNQRU5EX1NFVDIg ICAgICAgICAgICAgICAgICAoMSA8PCAyOSkKPiArI2RlZmluZSBVVE1JX0NUUkxfUlhCVUZfUERX TiAgICAgICAgICAgICAgICAgICAgKDEgPDwgMjQpCj4gKyNkZWZpbmUgVVRNSV9DVFJMX1RYQlVG X1BEV04gICAgICAgICAgICAgICAgICAgICgxIDw8IDExKQo+ICsKPiArI2RlZmluZSBVVE1JX0NU UkxfSU5QS1RfREVMQVlfU0hJRlQgICAgICAgICAgICAgMzAKPiArI2RlZmluZSBVVE1JX0NUUkxf SU5QS1RfREVMQVlfU09GX1NISUZUCQkyOAo+ICsjZGVmaW5lIFVUTUlfQ1RSTF9QVV9SRUZfU0hJ RlQJCQkyMAo+ICsjZGVmaW5lIFVUTUlfQ1RSTF9BUkNfUFVMTEROX1NISUZUICAgICAgICAgICAg ICAxMgo+ICsjZGVmaW5lIFVUTUlfQ1RSTF9QTExfUFdSX1VQX1NISUZUICAgICAgICAgICAgICAx Cj4gKyNkZWZpbmUgVVRNSV9DVFJMX1BXUl9VUF9TSElGVCAgICAgICAgICAgICAgICAgIDAKPiAr Cj4gKy8qIEZvciBVVE1JX1BMTCBSZWdpc3RlciAqLwo+ICsjZGVmaW5lIFVUTUlfUExMX1BMTENB TEkxMl9TSElGVAkJMjkKPiArI2RlZmluZSBVVE1JX1BMTF9QTExDQUxJMTJfTUFTSwkJCSgweDMg PDwgMjkpCj4gKwo+ICsjZGVmaW5lIFVUTUlfUExMX1BMTFZERDE4X1NISUZUCQkJMjcKPiArI2Rl ZmluZSBVVE1JX1BMTF9QTExWREQxOF9NQVNLCQkJKDB4MyA8PCAyNykKPiArCj4gKyNkZWZpbmUg VVRNSV9QTExfUExMVkREMTJfU0hJRlQJCQkyNQo+ICsjZGVmaW5lIFVUTUlfUExMX1BMTFZERDEy X01BU0sJCQkoMHgzIDw8IDI1KQo+ICsKPiArI2RlZmluZSBVVE1JX1BMTF9DTEtfQkxLX0VOX1NI SUZUICAgICAgICAgICAgICAgMjQKPiArI2RlZmluZSBDTEtfQkxLX0VOICAgICAgICAgICAgICAg ICAgICAgICAgICAgICAgKDB4MSA8PCAyNCkKPiArI2RlZmluZSBQTExfUkVBRFkgICAgICAgICAg ICAgICAgICAgICAgICAgICAgICAgKDB4MSA8PCAyMykKPiArI2RlZmluZSBLVkNPX0VYVCAgICAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgKDB4MSA8PCAyMikKPiArI2RlZmluZSBWQ09DQUxf U1RBUlQgICAgICAgICAgICAgICAgICAgICAgICAgICAgKDB4MSA8PCAyMSkKPiArCj4gKyNkZWZp bmUgVVRNSV9QTExfS1ZDT19TSElGVAkJCTE1Cj4gKyNkZWZpbmUgVVRNSV9QTExfS1ZDT19NQVNL ICAgICAgICAgICAgICAgICAgICAgICgweDcgPDwgMTUpCj4gKwo+ICsjZGVmaW5lIFVUTUlfUExM X0lDUF9TSElGVAkJCTEyCj4gKyNkZWZpbmUgVVRNSV9QTExfSUNQX01BU0sgICAgICAgICAgICAg ICAgICAgICAgICgweDcgPDwgMTIpCj4gKwo+ICsjZGVmaW5lIFVUTUlfUExMX0ZCRElWX1NISUZU ICAgICAgICAgICAgICAgICAgICA0Cj4gKyNkZWZpbmUgVVRNSV9QTExfRkJESVZfTUFTSyAgICAg ICAgICAgICAgICAgICAgICgweEZGIDw8IDQpCj4gKwo+ICsjZGVmaW5lIFVUTUlfUExMX1JFRkRJ Vl9TSElGVCAgICAgICAgICAgICAgICAgICAwCj4gKyNkZWZpbmUgVVRNSV9QTExfUkVGRElWX01B U0sgICAgICAgICAgICAgICAgICAgICgweEYgPDwgMCkKPiArCj4gKy8qIEZvciBVVE1JX1RYIFJl Z2lzdGVyICovCj4gKyNkZWZpbmUgVVRNSV9UWF9SRUdfRVhUX0ZTX1JDQUxfU0hJRlQJCTI3Cj4g KyNkZWZpbmUgVVRNSV9UWF9SRUdfRVhUX0ZTX1JDQUxfTUFTSwkJKDB4ZiA8PCAyNykKPiArCj4g KyNkZWZpbmUgVVRNSV9UWF9SRUdfRVhUX0ZTX1JDQUxfRU5fU0hJRlQJMjYKPiArI2RlZmluZSBV VE1JX1RYX1JFR19FWFRfRlNfUkNBTF9FTl9NQVNLCQkoMHgxIDw8IDI2KQo+ICsKPiArI2RlZmlu ZSBVVE1JX1RYX1RYVkREMTJfU0hJRlQgICAgICAgICAgICAgICAgICAgMjIKPiArI2RlZmluZSBV VE1JX1RYX1RYVkREMTJfTUFTSyAgICAgICAgICAgICAgICAgICAgKDB4MyA8PCAyMikKPiArCj4g KyNkZWZpbmUgVVRNSV9UWF9DSzYwX1BIU0VMX1NISUZUICAgICAgICAgICAgICAgIDE3Cj4gKyNk ZWZpbmUgVVRNSV9UWF9DSzYwX1BIU0VMX01BU0sgICAgICAgICAgICAgICAgICgweGYgPDwgMTcp Cj4gKwo+ICsjZGVmaW5lIFVUTUlfVFhfSU1QQ0FMX1ZUSF9TSElGVCAgICAgICAgICAgICAgICAx NAo+ICsjZGVmaW5lIFVUTUlfVFhfSU1QQ0FMX1ZUSF9NQVNLICAgICAgICAgICAgICAgICAoMHg3 IDw8IDE0KQo+ICsKPiArI2RlZmluZSBSRUdfUkNBTF9TVEFSVCAgICAgICAgICAgICAgICAgICAg ICAgICAgKDB4MSA8PCAxMikKPiArCj4gKyNkZWZpbmUgVVRNSV9UWF9MT1dfVkREX0VOX1NISUZU ICAgICAgICAgICAgICAgIDExCj4gKwo+ICsjZGVmaW5lIFVUTUlfVFhfQU1QX1NISUZUCQkJMAo+ ICsjZGVmaW5lIFVUTUlfVFhfQU1QX01BU0sJCQkoMHg3IDw8IDApCj4gKwo+ICsvKiBGb3IgVVRN SV9SWCBSZWdpc3RlciAqLwo+ICsjZGVmaW5lIFVUTUlfUkVHX1NRX0xFTkdUSF9TSElGVCAgICAg ICAgICAgICAgICAxNQo+ICsjZGVmaW5lIFVUTUlfUkVHX1NRX0xFTkdUSF9NQVNLICAgICAgICAg ICAgICAgICAoMHgzIDw8IDE1KQo+ICsKPiArI2RlZmluZSBVVE1JX1JYX1NRX1RIUkVTSF9TSElG VCAgICAgICAgICAgICAgICAgNAo+ICsjZGVmaW5lIFVUTUlfUlhfU1FfVEhSRVNIX01BU0sgICAg ICAgICAgICAgICAgICAoMHhmIDw8IDQpCj4gKwo+ICsjZGVmaW5lIFVUTUlfT1RHX0FERE9OX09U R19PTgkJCSgxIDw8IDApCj4gKwo+ICtlbnVtIHB4YV91c2JfcGh5X3ZlcnNpb24gewo+ICsJUFhB X1VTQl9QSFlfTU1QMiwKPiArCVBYQV9VU0JfUEhZX1BYQTkxMCwKPiArCVBYQV9VU0JfUEhZX1BY QTE2OCwKPiArfTsKPiArCj4gK3N0cnVjdCBweGFfdXNiX3BoeSB7Cj4gKwlzdHJ1Y3QgcGh5ICpw aHk7Cj4gKwl2b2lkIF9faW9tZW0gKmJhc2U7Cj4gKwllbnVtIHB4YV91c2JfcGh5X3ZlcnNpb24g dmVyc2lvbjsKPiArfTsKPiArCj4gKy8qKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioq KioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKgo+ICsgKiBUaGUgcmVn aXN0ZXJzIHJlYWQvd3JpdGUgcm91dGluZXMKPiArICoqKioqKioqKioqKioqKioqKioqKioqKioq KioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqKioqLwo+ICsK PiArc3RhdGljIHVuc2lnbmVkIGludCB1Mm9fZ2V0KHZvaWQgX19pb21lbSAqYmFzZSwgdW5zaWdu ZWQgaW50IG9mZnNldCkKPiArewo+ICsJcmV0dXJuIHJlYWRsX3JlbGF4ZWQoYmFzZSArIG9mZnNl dCk7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIHUyb19zZXQodm9pZCBfX2lvbWVtICpiYXNlLCB1 bnNpZ25lZCBpbnQgb2Zmc2V0LAo+ICsJCXVuc2lnbmVkIGludCB2YWx1ZSkKPiArewo+ICsJdTMy IHJlZzsKPiArCj4gKwlyZWcgPSByZWFkbF9yZWxheGVkKGJhc2UgKyBvZmZzZXQpOwo+ICsJcmVn IHw9IHZhbHVlOwo+ICsJd3JpdGVsX3JlbGF4ZWQocmVnLCBiYXNlICsgb2Zmc2V0KTsKPiArCXJl YWRsX3JlbGF4ZWQoYmFzZSArIG9mZnNldCk7Cj4gK30KPiArCj4gK3N0YXRpYyB2b2lkIHUyb19j bGVhcih2b2lkIF9faW9tZW0gKmJhc2UsIHVuc2lnbmVkIGludCBvZmZzZXQsCj4gKwkJdW5zaWdu ZWQgaW50IHZhbHVlKQo+ICt7Cj4gKwl1MzIgcmVnOwo+ICsKPiArCXJlZyA9IHJlYWRsX3JlbGF4 ZWQoYmFzZSArIG9mZnNldCk7Cj4gKwlyZWcgJj0gfnZhbHVlOwo+ICsJd3JpdGVsX3JlbGF4ZWQo cmVnLCBiYXNlICsgb2Zmc2V0KTsKPiArCXJlYWRsX3JlbGF4ZWQoYmFzZSArIG9mZnNldCk7Cj4g K30KPiArCj4gK3N0YXRpYyB2b2lkIHUyb193cml0ZSh2b2lkIF9faW9tZW0gKmJhc2UsIHVuc2ln bmVkIGludCBvZmZzZXQsCj4gKwkJdW5zaWduZWQgaW50IHZhbHVlKQo+ICt7Cj4gKwl3cml0ZWxf cmVsYXhlZCh2YWx1ZSwgYmFzZSArIG9mZnNldCk7Cj4gKwlyZWFkbF9yZWxheGVkKGJhc2UgKyBv ZmZzZXQpOwo+ICt9Cj4gKwo+ICtzdGF0aWMgaW50IHB4YV91c2JfcGh5X2luaXQoc3RydWN0IHBo eSAqcGh5KQo+ICt7Cj4gKwlzdHJ1Y3QgcHhhX3VzYl9waHkgKnB4YV91c2JfcGh5ID0gcGh5X2dl dF9kcnZkYXRhKHBoeSk7Cj4gKwl2b2lkIF9faW9tZW0gKmJhc2UgPSBweGFfdXNiX3BoeS0+YmFz ZTsKPiArCWludCBsb29wczsKPiArCj4gKwlkZXZfaW5mbygmcGh5LT5kZXYsICJpbml0aWFsaXpp bmcgTWFydmVsbCBQWEEgVVNCIFBIWSIpOwo+ICsKPiArCS8qIEluaXRpYWxpemUgdGhlIFVTQiBQ SFkgcG93ZXIgKi8KPiArCWlmIChweGFfdXNiX3BoeS0+dmVyc2lvbiA9PSBQWEFfVVNCX1BIWV9Q WEE5MTApIHsKPiArCQl1Mm9fc2V0KGJhc2UsIFVUTUlfQ1RSTCwgKDE8PFVUTUlfQ1RSTF9JTlBL VF9ERUxBWV9TT0ZfU0hJRlQpCj4gKwkJCXwgKDE8PFVUTUlfQ1RSTF9QVV9SRUZfU0hJRlQpKTsK PiArCX0KPiArCj4gKwl1Mm9fc2V0KGJhc2UsIFVUTUlfQ1RSTCwgMTw8VVRNSV9DVFJMX1BMTF9Q V1JfVVBfU0hJRlQpOwo+ICsJdTJvX3NldChiYXNlLCBVVE1JX0NUUkwsIDE8PFVUTUlfQ1RSTF9Q V1JfVVBfU0hJRlQpOwo+ICsKPiArCS8qIFVUTUlfUExMIHNldHRpbmdzICovCj4gKwl1Mm9fY2xl YXIoYmFzZSwgVVRNSV9QTEwsIFVUTUlfUExMX1BMTFZERDE4X01BU0sKPiArCQl8IFVUTUlfUExM X1BMTFZERDEyX01BU0sgfCBVVE1JX1BMTF9QTExDQUxJMTJfTUFTSwo+ICsJCXwgVVRNSV9QTExf RkJESVZfTUFTSyB8IFVUTUlfUExMX1JFRkRJVl9NQVNLCj4gKwkJfCBVVE1JX1BMTF9JQ1BfTUFT SyB8IFVUTUlfUExMX0tWQ09fTUFTSyk7Cj4gKwo+ICsJdTJvX3NldChiYXNlLCBVVE1JX1BMTCwg MHhlZTw8VVRNSV9QTExfRkJESVZfU0hJRlQKPiArCQl8IDB4Yjw8VVRNSV9QTExfUkVGRElWX1NI SUZUIHwgMzw8VVRNSV9QTExfUExMVkREMThfU0hJRlQKPiArCQl8IDM8PFVUTUlfUExMX1BMTFZE RDEyX1NISUZUIHwgMzw8VVRNSV9QTExfUExMQ0FMSTEyX1NISUZUCj4gKwkJfCAxPDxVVE1JX1BM TF9JQ1BfU0hJRlQgfCAzPDxVVE1JX1BMTF9LVkNPX1NISUZUKTsKPiArCj4gKwkvKiBVVE1JX1RY ICovCj4gKwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9UWCwgVVRNSV9UWF9SRUdfRVhUX0ZTX1JDQUxf RU5fTUFTSwo+ICsJCXwgVVRNSV9UWF9UWFZERDEyX01BU0sgfCBVVE1JX1RYX0NLNjBfUEhTRUxf TUFTSwo+ICsJCXwgVVRNSV9UWF9JTVBDQUxfVlRIX01BU0sgfCBVVE1JX1RYX1JFR19FWFRfRlNf UkNBTF9NQVNLCj4gKwkJfCBVVE1JX1RYX0FNUF9NQVNLKTsKPiArCXUyb19zZXQoYmFzZSwgVVRN SV9UWCwgMzw8VVRNSV9UWF9UWFZERDEyX1NISUZUCj4gKwkJfCA0PDxVVE1JX1RYX0NLNjBfUEhT RUxfU0hJRlQgfCA0PDxVVE1JX1RYX0lNUENBTF9WVEhfU0hJRlQKPiArCQl8IDg8PFVUTUlfVFhf UkVHX0VYVF9GU19SQ0FMX1NISUZUIHwgMzw8VVRNSV9UWF9BTVBfU0hJRlQpOwo+ICsKPiArCS8q IFVUTUlfUlggKi8KPiArCXUyb19jbGVhcihiYXNlLCBVVE1JX1JYLCBVVE1JX1JYX1NRX1RIUkVT SF9NQVNLCj4gKwkJfCBVVE1JX1JFR19TUV9MRU5HVEhfTUFTSyk7Cj4gKwl1Mm9fc2V0KGJhc2Us IFVUTUlfUlgsIDc8PFVUTUlfUlhfU1FfVEhSRVNIX1NISUZUCj4gKwkJfCAyPDxVVE1JX1JFR19T UV9MRU5HVEhfU0hJRlQpOwo+ICsKPiArCS8qIFVUTUlfSVZSRUYgKi8KPiArCWlmIChweGFfdXNi X3BoeS0+dmVyc2lvbiA9PSBQWEFfVVNCX1BIWV9QWEExNjgpIHsKPiArCQkvKgo+ICsJCSAqIGZp eGluZyBNaWNyb3NvZnQgQWx0YWlyIGJvYXJkIGludGVyZmFjZSB3aXRoIE5FQyBodWIgaXNzdWUg LQo+ICsJCSAqIFNldCBVVE1JX0lWUkVGIGZyb20gMHg0YTMgdG8gMHg0YmYKPiArCQkgKi8KPiAr CQl1Mm9fd3JpdGUoYmFzZSwgVVRNSV9JVlJFRiwgMHg0YmYpOwo+ICsJfQo+ICsKPiArCS8qIHRv Z2dsZSBWQ09DQUxfU1RBUlQgYml0IG9mIFVUTUlfUExMICovCj4gKwl1ZGVsYXkoMjAwKTsKPiAr CXUyb19zZXQoYmFzZSwgVVRNSV9QTEwsIFZDT0NBTF9TVEFSVCk7Cj4gKwl1ZGVsYXkoNDApOwo+ ICsJdTJvX2NsZWFyKGJhc2UsIFVUTUlfUExMLCBWQ09DQUxfU1RBUlQpOwo+ICsKPiArCS8qIHRv Z2dsZSBSRUdfUkNBTF9TVEFSVCBiaXQgb2YgVVRNSV9UWCAqLwo+ICsJdWRlbGF5KDQwMCk7Cj4g Kwl1Mm9fc2V0KGJhc2UsIFVUTUlfVFgsIFJFR19SQ0FMX1NUQVJUKTsKPiArCXVkZWxheSg0MCk7 Cj4gKwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9UWCwgUkVHX1JDQUxfU1RBUlQpOwo+ICsJdWRlbGF5 KDQwMCk7Cj4gKwo+ICsJLyogTWFrZSBzdXJlIFBIWSBQTEwgaXMgcmVhZHkgKi8KPiArCWxvb3Bz ID0gMDsKPiArCXdoaWxlICgodTJvX2dldChiYXNlLCBVVE1JX1BMTCkgJiBQTExfUkVBRFkpID09 IDApIHsKPiArCQltZGVsYXkoMSk7Cj4gKwkJbG9vcHMrKzsKPiArCQlpZiAobG9vcHMgPiAxMDAp IHsKPiArCQkJZGV2X3dhcm4oJnBoeS0+ZGV2LCAiY2FsaWJyYXRlIHRpbWVvdXQsIFVUTUlfUExM ICV4XG4iLAo+ICsJCQkJCQl1Mm9fZ2V0KGJhc2UsIFVUTUlfUExMKSk7Cj4gKwkJCWJyZWFrOwo+ ICsJCX0KPiArCX0KPiArCj4gKwlpZiAocHhhX3VzYl9waHktPnZlcnNpb24gPT0gUFhBX1VTQl9Q SFlfUFhBMTY4KSB7Cj4gKwkJdTJvX3NldChiYXNlLCBVVE1JX1JFU0VSVkUsIDEgPDwgNSk7Cj4g KwkJLyogVHVybiBvbiBVVE1JIFBIWSBPVEcgZXh0ZW5zaW9uICovCj4gKwkJdTJvX3dyaXRlKGJh c2UsIFVUTUlfT1RHX0FERE9OLCAxKTsKPiArCX0KPiArCj4gKwlyZXR1cm4gMDsKPiArCj4gK30K PiArCj4gK3N0YXRpYyBpbnQgcHhhX3VzYl9waHlfZXhpdChzdHJ1Y3QgcGh5ICpwaHkpCj4gK3sK PiArCXN0cnVjdCBweGFfdXNiX3BoeSAqcHhhX3VzYl9waHkgPSBwaHlfZ2V0X2RydmRhdGEocGh5 KTsKPiArCXZvaWQgX19pb21lbSAqYmFzZSA9IHB4YV91c2JfcGh5LT5iYXNlOwo+ICsKPiArCWRl dl9pbmZvKCZwaHktPmRldiwgImRlaW5pdGlhbGl6aW5nIE1hcnZlbGwgUFhBIFVTQiBQSFkiKTsK PiArCj4gKwlpZiAocHhhX3VzYl9waHktPnZlcnNpb24gPT0gUFhBX1VTQl9QSFlfUFhBMTY4KQo+ ICsJCXUyb19jbGVhcihiYXNlLCBVVE1JX09UR19BRERPTiwgVVRNSV9PVEdfQURET05fT1RHX09O KTsKPiArCj4gKwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9DVFJMLCBVVE1JX0NUUkxfUlhCVUZfUERX Tik7Cj4gKwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9DVFJMLCBVVE1JX0NUUkxfVFhCVUZfUERXTik7 Cj4gKwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9DVFJMLCBVVE1JX0NUUkxfVVNCX0NMS19FTik7Cj4g Kwl1Mm9fY2xlYXIoYmFzZSwgVVRNSV9DVFJMLCAxPDxVVE1JX0NUUkxfUFdSX1VQX1NISUZUKTsK PiArCXUyb19jbGVhcihiYXNlLCBVVE1JX0NUUkwsIDE8PFVUTUlfQ1RSTF9QTExfUFdSX1VQX1NI SUZUKTsKPiArCj4gKwlyZXR1cm4gMDsKPiArfQo+ICsKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBw aHlfb3BzIHB4YV91c2JfcGh5X29wcyA9IHsKPiArCS5pbml0CT0gcHhhX3VzYl9waHlfaW5pdCwK PiArCS5leGl0CT0gcHhhX3VzYl9waHlfZXhpdCwKPiArCS5vd25lcgk9IFRISVNfTU9EVUxFLAo+ ICt9Owo+ICsKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQgcHhhX3VzYl9waHlf b2ZfbWF0Y2hbXSA9IHsKPiArCXsKPiArCQkuY29tcGF0aWJsZSA9ICJtYXJ2ZWxsLG1tcDItdXNi LXBoeSIsCj4gKwkJLmRhdGEgPSAodm9pZCAqKVBYQV9VU0JfUEhZX01NUDIsCj4gKwl9LCB7Cj4g KwkJLmNvbXBhdGlibGUgPSAibWFydmVsbCxweGE5MTAtdXNiLXBoeSIsCj4gKwkJLmRhdGEgPSAo dm9pZCAqKVBYQV9VU0JfUEhZX1BYQTkxMCwKPiArCX0sIHsKPiArCQkuY29tcGF0aWJsZSA9ICJt YXJ2ZWxsLHB4YTE2OC11c2ItcGh5IiwKPiArCQkuZGF0YSA9ICh2b2lkICopUFhBX1VTQl9QSFlf UFhBMTY4LAo+ICsJfSwKPiArCXsgfSwKPiArfTsKPiArTU9EVUxFX0RFVklDRV9UQUJMRShvZiwg cHhhX3VzYl9waHlfb2ZfbWF0Y2gpOwo+ICsKPiArc3RhdGljIGludCBweGFfdXNiX3BoeV9wcm9i ZShzdHJ1Y3QgcGxhdGZvcm1fZGV2aWNlICpwZGV2KQo+ICt7Cj4gKwlzdHJ1Y3QgZGV2aWNlICpk ZXYgPSAmcGRldi0+ZGV2Owo+ICsJc3RydWN0IHJlc291cmNlICpyZXNvdXJjZTsKPiArCXN0cnVj dCBweGFfdXNiX3BoeSAqcHhhX3VzYl9waHk7Cj4gKwlzdHJ1Y3QgcGh5X3Byb3ZpZGVyICpwcm92 aWRlcjsKPiArCWNvbnN0IHN0cnVjdCBvZl9kZXZpY2VfaWQgKm9mX2lkOwo+ICsKPiArCXB4YV91 c2JfcGh5ID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKHN0cnVjdCBweGFfdXNiX3BoeSksIEdG UF9LRVJORUwpOwo+ICsJaWYgKCFweGFfdXNiX3BoeSkKPiArCQlyZXR1cm4gLUVOT01FTTsKPiAr Cj4gKwlvZl9pZCA9IG9mX21hdGNoX25vZGUocHhhX3VzYl9waHlfb2ZfbWF0Y2gsIGRldi0+b2Zf bm9kZSk7Cj4gKwlpZiAob2ZfaWQpCj4gKwkJcHhhX3VzYl9waHktPnZlcnNpb24gPSAoZW51bSBw eGFfdXNiX3BoeV92ZXJzaW9uKW9mX2lkLT5kYXRhOwo+ICsJZWxzZQo+ICsJCXB4YV91c2JfcGh5 LT52ZXJzaW9uID0gUFhBX1VTQl9QSFlfTU1QMjsKPiArCj4gKwlyZXNvdXJjZSA9IHBsYXRmb3Jt X2dldF9yZXNvdXJjZShwZGV2LCBJT1JFU09VUkNFX01FTSwgMCk7Cj4gKwlweGFfdXNiX3BoeS0+ YmFzZSA9IGRldm1faW9yZW1hcF9yZXNvdXJjZShkZXYsIHJlc291cmNlKTsKPiArCWlmIChJU19F UlIocHhhX3VzYl9waHktPmJhc2UpKSB7Cj4gKwkJZGV2X2VycihkZXYsICJmYWlsZWQgdG8gcmVt YXAgUEhZIHJlZ3NcbiIpOwo+ICsJCXJldHVybiBQVFJfRVJSKHB4YV91c2JfcGh5LT5iYXNlKTsK PiArCX0KPiArCj4gKwlweGFfdXNiX3BoeS0+cGh5ID0gZGV2bV9waHlfY3JlYXRlKGRldiwgTlVM TCwgJnB4YV91c2JfcGh5X29wcyk7Cj4gKwlpZiAoSVNfRVJSKHB4YV91c2JfcGh5LT5waHkpKSB7 Cj4gKwkJZGV2X2VycihkZXYsICJmYWlsZWQgdG8gY3JlYXRlIFBIWVxuIik7Cj4gKwkJcmV0dXJu IFBUUl9FUlIocHhhX3VzYl9waHktPnBoeSk7Cj4gKwl9Cj4gKwo+ICsJcGh5X3NldF9kcnZkYXRh KHB4YV91c2JfcGh5LT5waHksIHB4YV91c2JfcGh5KTsKPiArCXByb3ZpZGVyID0gZGV2bV9vZl9w aHlfcHJvdmlkZXJfcmVnaXN0ZXIoZGV2LCBvZl9waHlfc2ltcGxlX3hsYXRlKTsKPiArCWlmIChJ U19FUlIocHJvdmlkZXIpKSB7Cj4gKwkJZGV2X2VycihkZXYsICJmYWlsZWQgdG8gcmVnaXN0ZXIg UEhZIHByb3ZpZGVyXG4iKTsKPiArCQlyZXR1cm4gUFRSX0VSUihwcm92aWRlcik7Cj4gKwl9Cj4g Kwo+ICsJaWYgKCFkZXYtPm9mX25vZGUpIHsKPiArCQlwaHlfY3JlYXRlX2xvb2t1cChweGFfdXNi X3BoeS0+cGh5LCAidXNiIiwgIm12LXVkYyIpOwo+ICsJCXBoeV9jcmVhdGVfbG9va3VwKHB4YV91 c2JfcGh5LT5waHksICJ1c2IiLCAicHhhLXUyb2VoY2kiKTsKPiArCQlwaHlfY3JlYXRlX2xvb2t1 cChweGFfdXNiX3BoeS0+cGh5LCAidXNiIiwgIm12LW90ZyIpOwo+ICsJfQo+ICsKPiArCWRldl9p bmZvKGRldiwgIk1hcnZlbGwgUFhBIFVTQiBQSFkiKTsKPiArCXJldHVybiAwOwo+ICt9Cj4gKwo+ ICtzdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBweGFfdXNiX3BoeV9kcml2ZXIgPSB7Cj4g KwkucHJvYmUJCT0gcHhhX3VzYl9waHlfcHJvYmUsCj4gKwkuZHJpdmVyCQk9IHsKPiArCQkubmFt ZQk9ICJweGEtdXNiLXBoeSIsCj4gKwkJLm9mX21hdGNoX3RhYmxlID0gcHhhX3VzYl9waHlfb2Zf bWF0Y2gsCj4gKwl9LAo+ICt9Owo+ICttb2R1bGVfcGxhdGZvcm1fZHJpdmVyKHB4YV91c2JfcGh5 X2RyaXZlcik7Cj4gKwo+ICtNT0RVTEVfQVVUSE9SKCJMdWJvbWlyIFJpbnRlbCA8bGt1bmRyYWtA djMuc2s+Iik7Cj4gK01PRFVMRV9ERVNDUklQVElPTigiTWFydmVsbCBQWEEgVVNCIFBIWSBEcml2 ZXIiKTsKPiArTU9EVUxFX0xJQ0VOU0UoIkdQTCB2MiIpOwo+Cg== From mboxrd@z Thu Jan 1 00:00:00 1970 From: kishon@ti.com (Kishon Vijay Abraham I) Date: Tue, 25 Sep 2018 10:53:49 +0530 Subject: [PATCH 01/14] phy: phy-pxa-usb: add a new driver In-Reply-To: <20180822204307.13251-2-lkundrak@v3.sk> References: <20180822204307.13251-1-lkundrak@v3.sk> <20180822204307.13251-2-lkundrak@v3.sk> Message-ID: To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org On Thursday 23 August 2018 02:12 AM, Lubomir Rintel wrote: > Turned from arch/arm/mach-mmp/devices.c into a proper PHY driver, so > that in can be instantiated from a DT. > > Signed-off-by: Lubomir Rintel Acked-by: Kishon Vijay Abraham I If this has to be merged via linux-phy tree, please let me know. Thanks Kishon > --- > drivers/phy/marvell/Kconfig | 11 + > drivers/phy/marvell/Makefile | 1 + > drivers/phy/marvell/phy-pxa-usb.c | 345 ++++++++++++++++++++++++++++++ > 3 files changed, 357 insertions(+) > create mode 100644 drivers/phy/marvell/phy-pxa-usb.c > > diff --git a/drivers/phy/marvell/Kconfig b/drivers/phy/marvell/Kconfig > index 68e321225400..6fb4b56e4c14 100644 > --- a/drivers/phy/marvell/Kconfig > +++ b/drivers/phy/marvell/Kconfig > @@ -59,3 +59,14 @@ config PHY_PXA_28NM_USB2 > The PHY driver will be used by Marvell udc/ehci/otg driver. > > To compile this driver as a module, choose M here. > + > +config PHY_PXA_USB > + tristate "Marvell PXA USB PHY Driver" > + depends on ARCH_PXA || ARCH_MMP > + select GENERIC_PHY > + help > + Enable this to support Marvell PXA USB PHY driver for Marvell > + SoC. This driver will do the PHY initialization and shutdown. > + The PHY driver will be used by Marvell udc/ehci/otg driver. > + > + To compile this driver as a module, choose M here. > diff --git a/drivers/phy/marvell/Makefile b/drivers/phy/marvell/Makefile > index 5c3ec5d10e0d..3975b144f8ec 100644 > --- a/drivers/phy/marvell/Makefile > +++ b/drivers/phy/marvell/Makefile > @@ -6,3 +6,4 @@ obj-$(CONFIG_PHY_MVEBU_CP110_COMPHY) += phy-mvebu-cp110-comphy.o > obj-$(CONFIG_PHY_MVEBU_SATA) += phy-mvebu-sata.o > obj-$(CONFIG_PHY_PXA_28NM_HSIC) += phy-pxa-28nm-hsic.o > obj-$(CONFIG_PHY_PXA_28NM_USB2) += phy-pxa-28nm-usb2.o > +obj-$(CONFIG_PHY_PXA_USB) += phy-pxa-usb.o > diff --git a/drivers/phy/marvell/phy-pxa-usb.c b/drivers/phy/marvell/phy-pxa-usb.c > new file mode 100644 > index 000000000000..87ff7550b912 > --- /dev/null > +++ b/drivers/phy/marvell/phy-pxa-usb.c > @@ -0,0 +1,345 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2011 Marvell International Ltd. All rights reserved. > + * Copyright (C) 2018 Lubomir Rintel > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/* phy regs */ > +#define UTMI_REVISION 0x0 > +#define UTMI_CTRL 0x4 > +#define UTMI_PLL 0x8 > +#define UTMI_TX 0xc > +#define UTMI_RX 0x10 > +#define UTMI_IVREF 0x14 > +#define UTMI_T0 0x18 > +#define UTMI_T1 0x1c > +#define UTMI_T2 0x20 > +#define UTMI_T3 0x24 > +#define UTMI_T4 0x28 > +#define UTMI_T5 0x2c > +#define UTMI_RESERVE 0x30 > +#define UTMI_USB_INT 0x34 > +#define UTMI_DBG_CTL 0x38 > +#define UTMI_OTG_ADDON 0x3c > + > +/* For UTMICTRL Register */ > +#define UTMI_CTRL_USB_CLK_EN (1 << 31) > +/* pxa168 */ > +#define UTMI_CTRL_SUSPEND_SET1 (1 << 30) > +#define UTMI_CTRL_SUSPEND_SET2 (1 << 29) > +#define UTMI_CTRL_RXBUF_PDWN (1 << 24) > +#define UTMI_CTRL_TXBUF_PDWN (1 << 11) > + > +#define UTMI_CTRL_INPKT_DELAY_SHIFT 30 > +#define UTMI_CTRL_INPKT_DELAY_SOF_SHIFT 28 > +#define UTMI_CTRL_PU_REF_SHIFT 20 > +#define UTMI_CTRL_ARC_PULLDN_SHIFT 12 > +#define UTMI_CTRL_PLL_PWR_UP_SHIFT 1 > +#define UTMI_CTRL_PWR_UP_SHIFT 0 > + > +/* For UTMI_PLL Register */ > +#define UTMI_PLL_PLLCALI12_SHIFT 29 > +#define UTMI_PLL_PLLCALI12_MASK (0x3 << 29) > + > +#define UTMI_PLL_PLLVDD18_SHIFT 27 > +#define UTMI_PLL_PLLVDD18_MASK (0x3 << 27) > + > +#define UTMI_PLL_PLLVDD12_SHIFT 25 > +#define UTMI_PLL_PLLVDD12_MASK (0x3 << 25) > + > +#define UTMI_PLL_CLK_BLK_EN_SHIFT 24 > +#define CLK_BLK_EN (0x1 << 24) > +#define PLL_READY (0x1 << 23) > +#define KVCO_EXT (0x1 << 22) > +#define VCOCAL_START (0x1 << 21) > + > +#define UTMI_PLL_KVCO_SHIFT 15 > +#define UTMI_PLL_KVCO_MASK (0x7 << 15) > + > +#define UTMI_PLL_ICP_SHIFT 12 > +#define UTMI_PLL_ICP_MASK (0x7 << 12) > + > +#define UTMI_PLL_FBDIV_SHIFT 4 > +#define UTMI_PLL_FBDIV_MASK (0xFF << 4) > + > +#define UTMI_PLL_REFDIV_SHIFT 0 > +#define UTMI_PLL_REFDIV_MASK (0xF << 0) > + > +/* For UTMI_TX Register */ > +#define UTMI_TX_REG_EXT_FS_RCAL_SHIFT 27 > +#define UTMI_TX_REG_EXT_FS_RCAL_MASK (0xf << 27) > + > +#define UTMI_TX_REG_EXT_FS_RCAL_EN_SHIFT 26 > +#define UTMI_TX_REG_EXT_FS_RCAL_EN_MASK (0x1 << 26) > + > +#define UTMI_TX_TXVDD12_SHIFT 22 > +#define UTMI_TX_TXVDD12_MASK (0x3 << 22) > + > +#define UTMI_TX_CK60_PHSEL_SHIFT 17 > +#define UTMI_TX_CK60_PHSEL_MASK (0xf << 17) > + > +#define UTMI_TX_IMPCAL_VTH_SHIFT 14 > +#define UTMI_TX_IMPCAL_VTH_MASK (0x7 << 14) > + > +#define REG_RCAL_START (0x1 << 12) > + > +#define UTMI_TX_LOW_VDD_EN_SHIFT 11 > + > +#define UTMI_TX_AMP_SHIFT 0 > +#define UTMI_TX_AMP_MASK (0x7 << 0) > + > +/* For UTMI_RX Register */ > +#define UTMI_REG_SQ_LENGTH_SHIFT 15 > +#define UTMI_REG_SQ_LENGTH_MASK (0x3 << 15) > + > +#define UTMI_RX_SQ_THRESH_SHIFT 4 > +#define UTMI_RX_SQ_THRESH_MASK (0xf << 4) > + > +#define UTMI_OTG_ADDON_OTG_ON (1 << 0) > + > +enum pxa_usb_phy_version { > + PXA_USB_PHY_MMP2, > + PXA_USB_PHY_PXA910, > + PXA_USB_PHY_PXA168, > +}; > + > +struct pxa_usb_phy { > + struct phy *phy; > + void __iomem *base; > + enum pxa_usb_phy_version version; > +}; > + > +/***************************************************************************** > + * The registers read/write routines > + *****************************************************************************/ > + > +static unsigned int u2o_get(void __iomem *base, unsigned int offset) > +{ > + return readl_relaxed(base + offset); > +} > + > +static void u2o_set(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + u32 reg; > + > + reg = readl_relaxed(base + offset); > + reg |= value; > + writel_relaxed(reg, base + offset); > + readl_relaxed(base + offset); > +} > + > +static void u2o_clear(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + u32 reg; > + > + reg = readl_relaxed(base + offset); > + reg &= ~value; > + writel_relaxed(reg, base + offset); > + readl_relaxed(base + offset); > +} > + > +static void u2o_write(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + writel_relaxed(value, base + offset); > + readl_relaxed(base + offset); > +} > + > +static int pxa_usb_phy_init(struct phy *phy) > +{ > + struct pxa_usb_phy *pxa_usb_phy = phy_get_drvdata(phy); > + void __iomem *base = pxa_usb_phy->base; > + int loops; > + > + dev_info(&phy->dev, "initializing Marvell PXA USB PHY"); > + > + /* Initialize the USB PHY power */ > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA910) { > + u2o_set(base, UTMI_CTRL, (1< + | (1< + } > + > + u2o_set(base, UTMI_CTRL, 1< + u2o_set(base, UTMI_CTRL, 1< + > + /* UTMI_PLL settings */ > + u2o_clear(base, UTMI_PLL, UTMI_PLL_PLLVDD18_MASK > + | UTMI_PLL_PLLVDD12_MASK | UTMI_PLL_PLLCALI12_MASK > + | UTMI_PLL_FBDIV_MASK | UTMI_PLL_REFDIV_MASK > + | UTMI_PLL_ICP_MASK | UTMI_PLL_KVCO_MASK); > + > + u2o_set(base, UTMI_PLL, 0xee< + | 0xb< + | 3< + | 1< + > + /* UTMI_TX */ > + u2o_clear(base, UTMI_TX, UTMI_TX_REG_EXT_FS_RCAL_EN_MASK > + | UTMI_TX_TXVDD12_MASK | UTMI_TX_CK60_PHSEL_MASK > + | UTMI_TX_IMPCAL_VTH_MASK | UTMI_TX_REG_EXT_FS_RCAL_MASK > + | UTMI_TX_AMP_MASK); > + u2o_set(base, UTMI_TX, 3< + | 4< + | 8< + > + /* UTMI_RX */ > + u2o_clear(base, UTMI_RX, UTMI_RX_SQ_THRESH_MASK > + | UTMI_REG_SQ_LENGTH_MASK); > + u2o_set(base, UTMI_RX, 7< + | 2< + > + /* UTMI_IVREF */ > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) { > + /* > + * fixing Microsoft Altair board interface with NEC hub issue - > + * Set UTMI_IVREF from 0x4a3 to 0x4bf > + */ > + u2o_write(base, UTMI_IVREF, 0x4bf); > + } > + > + /* toggle VCOCAL_START bit of UTMI_PLL */ > + udelay(200); > + u2o_set(base, UTMI_PLL, VCOCAL_START); > + udelay(40); > + u2o_clear(base, UTMI_PLL, VCOCAL_START); > + > + /* toggle REG_RCAL_START bit of UTMI_TX */ > + udelay(400); > + u2o_set(base, UTMI_TX, REG_RCAL_START); > + udelay(40); > + u2o_clear(base, UTMI_TX, REG_RCAL_START); > + udelay(400); > + > + /* Make sure PHY PLL is ready */ > + loops = 0; > + while ((u2o_get(base, UTMI_PLL) & PLL_READY) == 0) { > + mdelay(1); > + loops++; > + if (loops > 100) { > + dev_warn(&phy->dev, "calibrate timeout, UTMI_PLL %x\n", > + u2o_get(base, UTMI_PLL)); > + break; > + } > + } > + > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) { > + u2o_set(base, UTMI_RESERVE, 1 << 5); > + /* Turn on UTMI PHY OTG extension */ > + u2o_write(base, UTMI_OTG_ADDON, 1); > + } > + > + return 0; > + > +} > + > +static int pxa_usb_phy_exit(struct phy *phy) > +{ > + struct pxa_usb_phy *pxa_usb_phy = phy_get_drvdata(phy); > + void __iomem *base = pxa_usb_phy->base; > + > + dev_info(&phy->dev, "deinitializing Marvell PXA USB PHY"); > + > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) > + u2o_clear(base, UTMI_OTG_ADDON, UTMI_OTG_ADDON_OTG_ON); > + > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_RXBUF_PDWN); > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_TXBUF_PDWN); > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_USB_CLK_EN); > + u2o_clear(base, UTMI_CTRL, 1< + u2o_clear(base, UTMI_CTRL, 1< + > + return 0; > +} > + > +static const struct phy_ops pxa_usb_phy_ops = { > + .init = pxa_usb_phy_init, > + .exit = pxa_usb_phy_exit, > + .owner = THIS_MODULE, > +}; > + > +static const struct of_device_id pxa_usb_phy_of_match[] = { > + { > + .compatible = "marvell,mmp2-usb-phy", > + .data = (void *)PXA_USB_PHY_MMP2, > + }, { > + .compatible = "marvell,pxa910-usb-phy", > + .data = (void *)PXA_USB_PHY_PXA910, > + }, { > + .compatible = "marvell,pxa168-usb-phy", > + .data = (void *)PXA_USB_PHY_PXA168, > + }, > + { }, > +}; > +MODULE_DEVICE_TABLE(of, pxa_usb_phy_of_match); > + > +static int pxa_usb_phy_probe(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + struct resource *resource; > + struct pxa_usb_phy *pxa_usb_phy; > + struct phy_provider *provider; > + const struct of_device_id *of_id; > + > + pxa_usb_phy = devm_kzalloc(dev, sizeof(struct pxa_usb_phy), GFP_KERNEL); > + if (!pxa_usb_phy) > + return -ENOMEM; > + > + of_id = of_match_node(pxa_usb_phy_of_match, dev->of_node); > + if (of_id) > + pxa_usb_phy->version = (enum pxa_usb_phy_version)of_id->data; > + else > + pxa_usb_phy->version = PXA_USB_PHY_MMP2; > + > + resource = platform_get_resource(pdev, IORESOURCE_MEM, 0); > + pxa_usb_phy->base = devm_ioremap_resource(dev, resource); > + if (IS_ERR(pxa_usb_phy->base)) { > + dev_err(dev, "failed to remap PHY regs\n"); > + return PTR_ERR(pxa_usb_phy->base); > + } > + > + pxa_usb_phy->phy = devm_phy_create(dev, NULL, &pxa_usb_phy_ops); > + if (IS_ERR(pxa_usb_phy->phy)) { > + dev_err(dev, "failed to create PHY\n"); > + return PTR_ERR(pxa_usb_phy->phy); > + } > + > + phy_set_drvdata(pxa_usb_phy->phy, pxa_usb_phy); > + provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); > + if (IS_ERR(provider)) { > + dev_err(dev, "failed to register PHY provider\n"); > + return PTR_ERR(provider); > + } > + > + if (!dev->of_node) { > + phy_create_lookup(pxa_usb_phy->phy, "usb", "mv-udc"); > + phy_create_lookup(pxa_usb_phy->phy, "usb", "pxa-u2oehci"); > + phy_create_lookup(pxa_usb_phy->phy, "usb", "mv-otg"); > + } > + > + dev_info(dev, "Marvell PXA USB PHY"); > + return 0; > +} > + > +static struct platform_driver pxa_usb_phy_driver = { > + .probe = pxa_usb_phy_probe, > + .driver = { > + .name = "pxa-usb-phy", > + .of_match_table = pxa_usb_phy_of_match, > + }, > +}; > +module_platform_driver(pxa_usb_phy_driver); > + > +MODULE_AUTHOR("Lubomir Rintel "); > +MODULE_DESCRIPTION("Marvell PXA USB PHY Driver"); > +MODULE_LICENSE("GPL v2"); > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A362FC43382 for ; Tue, 25 Sep 2018 05:25:05 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 3350820877 for ; Tue, 25 Sep 2018 05:25:05 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="Infym4QS" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 3350820877 Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727057AbeIYLat (ORCPT ); Tue, 25 Sep 2018 07:30:49 -0400 Received: from lelv0143.ext.ti.com ([198.47.23.248]:59436 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725978AbeIYLat (ORCPT ); Tue, 25 Sep 2018 07:30:49 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id w8P5O65R072876; Tue, 25 Sep 2018 00:24:06 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1537853046; bh=ogztRsVoVwj4Dba5m5G7EFuN+uV8ewBKAJvRlLyoLdA=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=Infym4QSNpoAEhMPSvVTxi+elLiGR2vTlEVzF5h0DEym2HUJ4uHw6lLfHQDNLJXIA OMZmOLtcYnlb4DE0LaH8xe6A1KY+VpEOenJ/l8e8lxHYPv4Z27elEQ2Z6bIbS7k/2W 6Mzun57DrinjBGZN2tUgK8Tz9I8AUylbgjGLN7nE= Received: from DFLE110.ent.ti.com (dfle110.ent.ti.com [10.64.6.31]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w8P5O6GI018423; Tue, 25 Sep 2018 00:24:06 -0500 Received: from DFLE106.ent.ti.com (10.64.6.27) by DFLE110.ent.ti.com (10.64.6.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 25 Sep 2018 00:24:05 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 25 Sep 2018 00:24:05 -0500 Received: from [172.24.190.233] (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w8P5O18m032057; Tue, 25 Sep 2018 00:24:02 -0500 Subject: Re: [PATCH 01/14] phy: phy-pxa-usb: add a new driver To: Lubomir Rintel , CC: , , Rob Herring , Mark Rutland , Greg Kroah-Hartman , Eric Miao , Haojian Zhuang , Alan Stern References: <20180822204307.13251-1-lkundrak@v3.sk> <20180822204307.13251-2-lkundrak@v3.sk> From: Kishon Vijay Abraham I Message-ID: Date: Tue, 25 Sep 2018 10:53:49 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 In-Reply-To: <20180822204307.13251-2-lkundrak@v3.sk> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thursday 23 August 2018 02:12 AM, Lubomir Rintel wrote: > Turned from arch/arm/mach-mmp/devices.c into a proper PHY driver, so > that in can be instantiated from a DT. > > Signed-off-by: Lubomir Rintel Acked-by: Kishon Vijay Abraham I If this has to be merged via linux-phy tree, please let me know. Thanks Kishon > --- > drivers/phy/marvell/Kconfig | 11 + > drivers/phy/marvell/Makefile | 1 + > drivers/phy/marvell/phy-pxa-usb.c | 345 ++++++++++++++++++++++++++++++ > 3 files changed, 357 insertions(+) > create mode 100644 drivers/phy/marvell/phy-pxa-usb.c > > diff --git a/drivers/phy/marvell/Kconfig b/drivers/phy/marvell/Kconfig > index 68e321225400..6fb4b56e4c14 100644 > --- a/drivers/phy/marvell/Kconfig > +++ b/drivers/phy/marvell/Kconfig > @@ -59,3 +59,14 @@ config PHY_PXA_28NM_USB2 > The PHY driver will be used by Marvell udc/ehci/otg driver. > > To compile this driver as a module, choose M here. > + > +config PHY_PXA_USB > + tristate "Marvell PXA USB PHY Driver" > + depends on ARCH_PXA || ARCH_MMP > + select GENERIC_PHY > + help > + Enable this to support Marvell PXA USB PHY driver for Marvell > + SoC. This driver will do the PHY initialization and shutdown. > + The PHY driver will be used by Marvell udc/ehci/otg driver. > + > + To compile this driver as a module, choose M here. > diff --git a/drivers/phy/marvell/Makefile b/drivers/phy/marvell/Makefile > index 5c3ec5d10e0d..3975b144f8ec 100644 > --- a/drivers/phy/marvell/Makefile > +++ b/drivers/phy/marvell/Makefile > @@ -6,3 +6,4 @@ obj-$(CONFIG_PHY_MVEBU_CP110_COMPHY) += phy-mvebu-cp110-comphy.o > obj-$(CONFIG_PHY_MVEBU_SATA) += phy-mvebu-sata.o > obj-$(CONFIG_PHY_PXA_28NM_HSIC) += phy-pxa-28nm-hsic.o > obj-$(CONFIG_PHY_PXA_28NM_USB2) += phy-pxa-28nm-usb2.o > +obj-$(CONFIG_PHY_PXA_USB) += phy-pxa-usb.o > diff --git a/drivers/phy/marvell/phy-pxa-usb.c b/drivers/phy/marvell/phy-pxa-usb.c > new file mode 100644 > index 000000000000..87ff7550b912 > --- /dev/null > +++ b/drivers/phy/marvell/phy-pxa-usb.c > @@ -0,0 +1,345 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Copyright (C) 2011 Marvell International Ltd. All rights reserved. > + * Copyright (C) 2018 Lubomir Rintel > + */ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/* phy regs */ > +#define UTMI_REVISION 0x0 > +#define UTMI_CTRL 0x4 > +#define UTMI_PLL 0x8 > +#define UTMI_TX 0xc > +#define UTMI_RX 0x10 > +#define UTMI_IVREF 0x14 > +#define UTMI_T0 0x18 > +#define UTMI_T1 0x1c > +#define UTMI_T2 0x20 > +#define UTMI_T3 0x24 > +#define UTMI_T4 0x28 > +#define UTMI_T5 0x2c > +#define UTMI_RESERVE 0x30 > +#define UTMI_USB_INT 0x34 > +#define UTMI_DBG_CTL 0x38 > +#define UTMI_OTG_ADDON 0x3c > + > +/* For UTMICTRL Register */ > +#define UTMI_CTRL_USB_CLK_EN (1 << 31) > +/* pxa168 */ > +#define UTMI_CTRL_SUSPEND_SET1 (1 << 30) > +#define UTMI_CTRL_SUSPEND_SET2 (1 << 29) > +#define UTMI_CTRL_RXBUF_PDWN (1 << 24) > +#define UTMI_CTRL_TXBUF_PDWN (1 << 11) > + > +#define UTMI_CTRL_INPKT_DELAY_SHIFT 30 > +#define UTMI_CTRL_INPKT_DELAY_SOF_SHIFT 28 > +#define UTMI_CTRL_PU_REF_SHIFT 20 > +#define UTMI_CTRL_ARC_PULLDN_SHIFT 12 > +#define UTMI_CTRL_PLL_PWR_UP_SHIFT 1 > +#define UTMI_CTRL_PWR_UP_SHIFT 0 > + > +/* For UTMI_PLL Register */ > +#define UTMI_PLL_PLLCALI12_SHIFT 29 > +#define UTMI_PLL_PLLCALI12_MASK (0x3 << 29) > + > +#define UTMI_PLL_PLLVDD18_SHIFT 27 > +#define UTMI_PLL_PLLVDD18_MASK (0x3 << 27) > + > +#define UTMI_PLL_PLLVDD12_SHIFT 25 > +#define UTMI_PLL_PLLVDD12_MASK (0x3 << 25) > + > +#define UTMI_PLL_CLK_BLK_EN_SHIFT 24 > +#define CLK_BLK_EN (0x1 << 24) > +#define PLL_READY (0x1 << 23) > +#define KVCO_EXT (0x1 << 22) > +#define VCOCAL_START (0x1 << 21) > + > +#define UTMI_PLL_KVCO_SHIFT 15 > +#define UTMI_PLL_KVCO_MASK (0x7 << 15) > + > +#define UTMI_PLL_ICP_SHIFT 12 > +#define UTMI_PLL_ICP_MASK (0x7 << 12) > + > +#define UTMI_PLL_FBDIV_SHIFT 4 > +#define UTMI_PLL_FBDIV_MASK (0xFF << 4) > + > +#define UTMI_PLL_REFDIV_SHIFT 0 > +#define UTMI_PLL_REFDIV_MASK (0xF << 0) > + > +/* For UTMI_TX Register */ > +#define UTMI_TX_REG_EXT_FS_RCAL_SHIFT 27 > +#define UTMI_TX_REG_EXT_FS_RCAL_MASK (0xf << 27) > + > +#define UTMI_TX_REG_EXT_FS_RCAL_EN_SHIFT 26 > +#define UTMI_TX_REG_EXT_FS_RCAL_EN_MASK (0x1 << 26) > + > +#define UTMI_TX_TXVDD12_SHIFT 22 > +#define UTMI_TX_TXVDD12_MASK (0x3 << 22) > + > +#define UTMI_TX_CK60_PHSEL_SHIFT 17 > +#define UTMI_TX_CK60_PHSEL_MASK (0xf << 17) > + > +#define UTMI_TX_IMPCAL_VTH_SHIFT 14 > +#define UTMI_TX_IMPCAL_VTH_MASK (0x7 << 14) > + > +#define REG_RCAL_START (0x1 << 12) > + > +#define UTMI_TX_LOW_VDD_EN_SHIFT 11 > + > +#define UTMI_TX_AMP_SHIFT 0 > +#define UTMI_TX_AMP_MASK (0x7 << 0) > + > +/* For UTMI_RX Register */ > +#define UTMI_REG_SQ_LENGTH_SHIFT 15 > +#define UTMI_REG_SQ_LENGTH_MASK (0x3 << 15) > + > +#define UTMI_RX_SQ_THRESH_SHIFT 4 > +#define UTMI_RX_SQ_THRESH_MASK (0xf << 4) > + > +#define UTMI_OTG_ADDON_OTG_ON (1 << 0) > + > +enum pxa_usb_phy_version { > + PXA_USB_PHY_MMP2, > + PXA_USB_PHY_PXA910, > + PXA_USB_PHY_PXA168, > +}; > + > +struct pxa_usb_phy { > + struct phy *phy; > + void __iomem *base; > + enum pxa_usb_phy_version version; > +}; > + > +/***************************************************************************** > + * The registers read/write routines > + *****************************************************************************/ > + > +static unsigned int u2o_get(void __iomem *base, unsigned int offset) > +{ > + return readl_relaxed(base + offset); > +} > + > +static void u2o_set(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + u32 reg; > + > + reg = readl_relaxed(base + offset); > + reg |= value; > + writel_relaxed(reg, base + offset); > + readl_relaxed(base + offset); > +} > + > +static void u2o_clear(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + u32 reg; > + > + reg = readl_relaxed(base + offset); > + reg &= ~value; > + writel_relaxed(reg, base + offset); > + readl_relaxed(base + offset); > +} > + > +static void u2o_write(void __iomem *base, unsigned int offset, > + unsigned int value) > +{ > + writel_relaxed(value, base + offset); > + readl_relaxed(base + offset); > +} > + > +static int pxa_usb_phy_init(struct phy *phy) > +{ > + struct pxa_usb_phy *pxa_usb_phy = phy_get_drvdata(phy); > + void __iomem *base = pxa_usb_phy->base; > + int loops; > + > + dev_info(&phy->dev, "initializing Marvell PXA USB PHY"); > + > + /* Initialize the USB PHY power */ > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA910) { > + u2o_set(base, UTMI_CTRL, (1< + | (1< + } > + > + u2o_set(base, UTMI_CTRL, 1< + u2o_set(base, UTMI_CTRL, 1< + > + /* UTMI_PLL settings */ > + u2o_clear(base, UTMI_PLL, UTMI_PLL_PLLVDD18_MASK > + | UTMI_PLL_PLLVDD12_MASK | UTMI_PLL_PLLCALI12_MASK > + | UTMI_PLL_FBDIV_MASK | UTMI_PLL_REFDIV_MASK > + | UTMI_PLL_ICP_MASK | UTMI_PLL_KVCO_MASK); > + > + u2o_set(base, UTMI_PLL, 0xee< + | 0xb< + | 3< + | 1< + > + /* UTMI_TX */ > + u2o_clear(base, UTMI_TX, UTMI_TX_REG_EXT_FS_RCAL_EN_MASK > + | UTMI_TX_TXVDD12_MASK | UTMI_TX_CK60_PHSEL_MASK > + | UTMI_TX_IMPCAL_VTH_MASK | UTMI_TX_REG_EXT_FS_RCAL_MASK > + | UTMI_TX_AMP_MASK); > + u2o_set(base, UTMI_TX, 3< + | 4< + | 8< + > + /* UTMI_RX */ > + u2o_clear(base, UTMI_RX, UTMI_RX_SQ_THRESH_MASK > + | UTMI_REG_SQ_LENGTH_MASK); > + u2o_set(base, UTMI_RX, 7< + | 2< + > + /* UTMI_IVREF */ > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) { > + /* > + * fixing Microsoft Altair board interface with NEC hub issue - > + * Set UTMI_IVREF from 0x4a3 to 0x4bf > + */ > + u2o_write(base, UTMI_IVREF, 0x4bf); > + } > + > + /* toggle VCOCAL_START bit of UTMI_PLL */ > + udelay(200); > + u2o_set(base, UTMI_PLL, VCOCAL_START); > + udelay(40); > + u2o_clear(base, UTMI_PLL, VCOCAL_START); > + > + /* toggle REG_RCAL_START bit of UTMI_TX */ > + udelay(400); > + u2o_set(base, UTMI_TX, REG_RCAL_START); > + udelay(40); > + u2o_clear(base, UTMI_TX, REG_RCAL_START); > + udelay(400); > + > + /* Make sure PHY PLL is ready */ > + loops = 0; > + while ((u2o_get(base, UTMI_PLL) & PLL_READY) == 0) { > + mdelay(1); > + loops++; > + if (loops > 100) { > + dev_warn(&phy->dev, "calibrate timeout, UTMI_PLL %x\n", > + u2o_get(base, UTMI_PLL)); > + break; > + } > + } > + > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) { > + u2o_set(base, UTMI_RESERVE, 1 << 5); > + /* Turn on UTMI PHY OTG extension */ > + u2o_write(base, UTMI_OTG_ADDON, 1); > + } > + > + return 0; > + > +} > + > +static int pxa_usb_phy_exit(struct phy *phy) > +{ > + struct pxa_usb_phy *pxa_usb_phy = phy_get_drvdata(phy); > + void __iomem *base = pxa_usb_phy->base; > + > + dev_info(&phy->dev, "deinitializing Marvell PXA USB PHY"); > + > + if (pxa_usb_phy->version == PXA_USB_PHY_PXA168) > + u2o_clear(base, UTMI_OTG_ADDON, UTMI_OTG_ADDON_OTG_ON); > + > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_RXBUF_PDWN); > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_TXBUF_PDWN); > + u2o_clear(base, UTMI_CTRL, UTMI_CTRL_USB_CLK_EN); > + u2o_clear(base, UTMI_CTRL, 1< + u2o_clear(base, UTMI_CTRL, 1< + > + return 0; > +} > + > +static const struct phy_ops pxa_usb_phy_ops = { > + .init = pxa_usb_phy_init, > + .exit = pxa_usb_phy_exit, > + .owner = THIS_MODULE, > +}; > + > +static const struct of_device_id pxa_usb_phy_of_match[] = { > + { > + .compatible = "marvell,mmp2-usb-phy", > + .data = (void *)PXA_USB_PHY_MMP2, > + }, { > + .compatible = "marvell,pxa910-usb-phy", > + .data = (void *)PXA_USB_PHY_PXA910, > + }, { > + .compatible = "marvell,pxa168-usb-phy", > + .data = (void *)PXA_USB_PHY_PXA168, > + }, > + { }, > +}; > +MODULE_DEVICE_TABLE(of, pxa_usb_phy_of_match); > + > +static int pxa_usb_phy_probe(struct platform_device *pdev) > +{ > + struct device *dev = &pdev->dev; > + struct resource *resource; > + struct pxa_usb_phy *pxa_usb_phy; > + struct phy_provider *provider; > + const struct of_device_id *of_id; > + > + pxa_usb_phy = devm_kzalloc(dev, sizeof(struct pxa_usb_phy), GFP_KERNEL); > + if (!pxa_usb_phy) > + return -ENOMEM; > + > + of_id = of_match_node(pxa_usb_phy_of_match, dev->of_node); > + if (of_id) > + pxa_usb_phy->version = (enum pxa_usb_phy_version)of_id->data; > + else > + pxa_usb_phy->version = PXA_USB_PHY_MMP2; > + > + resource = platform_get_resource(pdev, IORESOURCE_MEM, 0); > + pxa_usb_phy->base = devm_ioremap_resource(dev, resource); > + if (IS_ERR(pxa_usb_phy->base)) { > + dev_err(dev, "failed to remap PHY regs\n"); > + return PTR_ERR(pxa_usb_phy->base); > + } > + > + pxa_usb_phy->phy = devm_phy_create(dev, NULL, &pxa_usb_phy_ops); > + if (IS_ERR(pxa_usb_phy->phy)) { > + dev_err(dev, "failed to create PHY\n"); > + return PTR_ERR(pxa_usb_phy->phy); > + } > + > + phy_set_drvdata(pxa_usb_phy->phy, pxa_usb_phy); > + provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); > + if (IS_ERR(provider)) { > + dev_err(dev, "failed to register PHY provider\n"); > + return PTR_ERR(provider); > + } > + > + if (!dev->of_node) { > + phy_create_lookup(pxa_usb_phy->phy, "usb", "mv-udc"); > + phy_create_lookup(pxa_usb_phy->phy, "usb", "pxa-u2oehci"); > + phy_create_lookup(pxa_usb_phy->phy, "usb", "mv-otg"); > + } > + > + dev_info(dev, "Marvell PXA USB PHY"); > + return 0; > +} > + > +static struct platform_driver pxa_usb_phy_driver = { > + .probe = pxa_usb_phy_probe, > + .driver = { > + .name = "pxa-usb-phy", > + .of_match_table = pxa_usb_phy_of_match, > + }, > +}; > +module_platform_driver(pxa_usb_phy_driver); > + > +MODULE_AUTHOR("Lubomir Rintel "); > +MODULE_DESCRIPTION("Marvell PXA USB PHY Driver"); > +MODULE_LICENSE("GPL v2"); >